Nyquest Technology Co．，Ltd．

## NY8L Series

## 8－bit 65C02 MCU with LCD Driver， 13～32 I／O \＆＇1－Ch Speech＋Dual－Tone’

## Version 1.3

Mar．8， 2019

[^0]
## Revision History

| Version | Date | Description | Modified Page |
| :---: | :---: | :---: | :---: |
| 1.0 | 2017/08/31 | Formal release. | - |
| 1.1 | 2017/11/28 | Delete KSB wake-up source for Halt mode. | 17, 20, 56 |
| 1.2 | 2018/05/31 | SFR rename: <br> 1. Update DC characteristics. <br> 2. PXD rename to $P X$. <br> 3. TMO rename to TMOD. <br> 4. TM1 rename to TM1D. <br> 5. TM2 rename to TM2D. <br> 6. ADCSEL rename to ADCMD. <br> 7. ADCCTRL rename to ADCC. <br> 8. ADCO rename to ADCD. <br> 9. LCDPWR rename to LCDPC. <br> 10.LCD rename to LCDC. <br> 11.SPIC rename to SPIMD. <br> 12. AUDFUNC rename to AUD. <br> 13. IOC rename to IRC. <br> 14. PAD rename to PA. <br> 15. PBD rename to $P B$. <br> 16. $P C D$ rename to $P C$. <br> 17. PDD rename to $P D$. <br> 18. ON/OFF rename to Enable/Disable. <br> 19. PL ON/OFF rename to Pull-Low Resistor Enable/Disable. | 14,15 $20,53,55$ $29,47,48$ $29,30,47,48$ 30,47 $31,65,66$ $32,65,66$ $32,64,65,66$ 33,36 $33,35,39$ $33,58,59$ 34,46 $34,60,63$ $34,52,53,55$ $34,53,55$ $35,53,55,56$ $35,53,55$ $22,29,30,33$, $34,36,45,46$, $48,57,58$ 35,53 |
| 1.3 | 2019/03/08 | 1. Modify NY8L040A LCD share pin to COM4~11 <br> 2. Modify "1.6.3 DC Characteristics" <br> 3. Modify "8.3.2 stop mode1" \& Figure 8-5 <br> 4. Modify "Chapter 9.Application Circuits" | $\begin{gathered} 12 \\ 15 \\ 61,62 \\ 68 \sim 71 \end{gathered}$ |

## Table of Contents

Chapter 1. Introduction ..... 6
1.1 General Description ..... 6
1.2 Features ..... 6
1.3 Product List ..... 7
1.4 Block Diagram ..... 8
1.5 Pad Description ..... 8
1.5.1 Pad Description for NY8L005A ..... 8
1.5.2 Pad Description for NY8L010A ..... 9
1.5.3 Pad Description for NY8LO2OA ..... 10
1.5.4 Pad Description for NY8L030A ..... 11
1.5.5 Pad Description for NY8L040A ..... 12
1.5.6 Pad Description for NY8LO50A ..... 13
1.6 Electrical Characteristics ..... 13
1.6.1 Absolute Maximum Rating ..... 13
1.6.2 DC Characteristics (Only for NY8L005A~ NY8L020A) ..... 14
1.6.3 DC Characteristics (Only for NY8L030A~ NY8L050A) ..... 15
Chapter 2. Operation Modes ..... 16
2.1 Clock Source ..... 16
2.2 Normal Mode ..... 18
2.3 Slow Mode ..... 19
2.4 Standby Mode ..... 19
2.5 Halt mode ..... 20
Chapter 3. System Control ..... 21
3.1 Reset System ..... 21
3.1.1 Power-On Reset (POR) ..... 21
3.1.2 Low Voltage Reset (LVR) (by body) ..... 21
3.1.3 External Reset Pin (by option) ..... 21
3.1.4 Watch-Dog Timer Reset (WDTR) (by option) ..... 21
3.2 Low Voltage Detector (LVD) (by body) ..... 22
3.3 Interrupts ..... 22
Chapter 4. Address Mapping ..... 26
4.1 Control Register Description ..... 29
4.2 RAM ..... 35
4.3 ROM ..... 35
Chapter 5. LCD \& LED Control ..... 36
5.1 LCD Power Supply ..... 36
5.1.1 Power Pumping Mode ..... 36
5.2 LCD \& LED RAM Alignment. ..... 37
5.3 LCD Display System ..... 38
5.4 LED Display System ..... 43
Chapter 6. Audio Control. ..... 45
6.1 Audio Control Register ..... 45
6.1.1 VOL ..... 45
6.1.2 TONEx $(x=0,1)$ ..... 45
6.1.3 AUD ..... 46
6.1.4 TMxD $(x=0,1,2)$ ..... 47
6.1.5 $\operatorname{TMXC}(x=0,1,2)$ ..... 47
6.1.6 $\operatorname{TMxEN}(x=0,1,2)$ ..... 48
6.1.7 MIX. ..... 49
6.2 Audio Control Procedure (Only for NY8L030A~050A) ..... 50
6.2.1 Tone Control ..... 50
6.3 Buzzer Control (Only for NY8L005A~020A) ..... 51
Chapter 7. I/O Control ..... 52
7.1 I/O Ports (by body and option) ..... 52
7.2 Matrix Key Strobe ..... 54
Chapter 8. Other Applications (by option) ..... 57
8.1 Electroluminescent (EL) Back Light Driver ..... 57
8.2 Serial Peripheral Interface (SPI) ..... 58
8.3 Resistor to Frequency Converter (RFC) ..... 59
8.3.1 RC Oscillation Network ..... 60
8.3.2 Timer0 Counting within Timer2 Overflow Cycle (STOP Mode1) ..... 62
8.3.3 Timer0 Counting within a Full CX Cycle (STOP Mode 2) ..... 62
8.3.4 Timer0 Counting within a Full Timer2 Clock Cycle (STOP Mode 3) ..... 63
8.4 Infrared (IR) Transmitter. ..... 64
8.5 Analog to Digital Converter (ADC) (Only for NY8L040A~050A) ..... 65
8.5.1 ADC Clock (ADCLK) and Sampling Clock (SHCLK) ..... 65
8.5.2 ADC Operation ..... 66
Chapter 9. Application Circuits ..... 68
9.1 Application Circuits with Low Loading ..... 68
9.2 Application Circuits with Heavy Loading (Such as Motor, High Brightness LED) ..... 70
9.3 LCD Bias (VDD for VLCD/V3/V2/V1, or internal Vreg for V1) ..... 72

## Chapter 1. Introduction

### 1.1 General Description

The NY8L IC is a high-performance 8-bit 65C02 micro-controller with LCD driver and sound processor, three sets of 8-bit timer/counter, 13~32 general I/Os. For LCD driver, it applies for the most common-used LCD panel and functions as a key strobe for further application.

There are 3 channels that are configured as 1-channel speech and dual-tone melody (by body), and all of them can be auto-played back simultaneously. Not only high fidelity ADPCM speech synthesis algorithm built-in, but also wide range sampling rate up to $16 \mathrm{KHz} @ 4 \mathrm{MHz}$ and different volume level are supported. Those combinations create remarkable high-quality voice. NY8L provides two kinds of audio outputs with fine resolution (by body), one is 10-bit current-type D/A converter (DAC) and the other is 9-bit Pulse-WidthModulation (PWM)

The NY8L IC provides 4 channels high-precision 8-bit analog-to-digital converter (ADC) (by body), which is suitable for any analog interface detection and measurement applications.

The CISC MCU architecture is very easy to program and control, various applications can be easily implemented. Furthermore, in addition to the Slow mode, it offers the Standby mode and Halt mode (or Sleep mode) to minimize power dissipation.

### 1.2 Features

- Wide operating voltage range: $1.1 \mathrm{~V} \sim 3.6 \mathrm{~V} / 2.0 \mathrm{~V} \sim 5.5 \mathrm{~V}$. (by body)
> 1.1V ~ 3.6V @ System clock $\leq 500 \mathrm{KHz}$ (NY8L005A, NY8L010A, NY8L020A).
> 2.0V ~ 3.6V @ System clock $\leq 4 \mathrm{MHz}$ (NY8L005A, NY8L010A, NY8L020A).
> 2.0V ~ 5.5 V @ System clock $\leq 4 \mathrm{MHz}$ (NY8L030A, NY8L040A, NY8L050A).
> 3.0V ~ 5.5V @ System clock $\leq 8 \mathrm{MHz}$ (NY8L030A, NY8L040A, NY8L050A).
- 4KB~128KB ROM (by body), program and voice data share the same ROM space.
- 64B~320B RAM. (by body)
- Dual-clock oscillation: System clock can switch between high oscillation and low oscillation.
$>$ High oscillation: IOSC8M/IOSC4M/IOSC2M/IOSC500K.
> Low oscillation: IOSC32K/XTAL32K.
- Built-in RC oscillation is accurate with $+/-1.5 \%$ frequency deviation.
- Four kinds of operation mode to reduce system power consumption:
$>$ Normal mode, Slow mode, Standby mode and Halt mode.
- At Normal mode, CPU clock is software programmable.
$>1 / 1,1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128$ of high oscillator ( $F_{F A O S}$ ) frequency.
- Slow mode to operate with low power consumption (+/-3\% accuracy).
- Three 8-bit timers for 1-channel speech and 2-channel tone or other applications such as RFC.
- support most of LCD panel types:
> $1 / 2,1 / 3,1 / 4$ bias (by body).
> $1 / 2,1 / 3,1 / 4,1 / 5,1 / 6,1 / 7,1 / 8,1 / 9,1 / 10,1 / 11,1 / 12$ duty (by body).
- Charge pump for the LCD display power.
- LED sink/drive configuration supported through COM \& SEG (by option).
- Matrix key strobe supported.
- Serial peripheral interface (SPI) master mode for serial Flash/SRAM memory
- Electroluminescent (EL) back light driver block supported with various frequency and duty.
- Resistance to Frequency Converter (RFC) for the detection of humidity, temperature or other applications.
- Low voltage reset (by body), watch-dog reset (by option) and external reset pin (by option) are all supported to protect the system.
- Flexible I/Os maximum with optional function: floating input, pull-low input, CMOS output, open-drain output.
- Infrared (IR) output: optional carrier frequency and optional data high/low output supported.
- Maximum of 3 channels can play simultaneously (by body); channel0/1 can be assigned as tone, channel2 can be assigned as speech.
- New high fidelity ADPCM speech synthesis algorithm.
- High quality direct-drive 9-bit PWM and 10-bit D/A converter audio output. (by body)
- 8 or 16 steps volume control for audio output.
- 4 channels high-precision 8-bit analog-to-digital converter (ADC). (by body)
- 7~8 interrupt modes supported (by body).


### 1.3 Product List

| P/N | Voltage <br> (V) | Voice Duration <br> @6KHz(sec) | ROM <br> (bits) | RAM <br> (bits) | I/O | LCD Dots <br> (COM ${ }^{[2]}$ SEG) | Buzzer | PWM | DAC | ADC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NY8L005A | $1.1 \sim 3.6$ | 1.0 | $4 \mathrm{~K} \times 8$ | $64 \times 8$ | 13 | $4 \times 10$ | 1 | - | - | - |
| NY8L010A | $1.1 \sim 3.6$ | 2.3 | $8 \mathrm{~K} \times 8$ | $64 \times 8$ | 16 | $6 \times 23$ | 1 | - | - | - |
| NY8L020A | $1.1 \sim 3.6$ | 4.7 | $16 \mathrm{~K} \times 8$ | $128 \times 8$ | 20 | $8 \times 31$ | 1 | - | - | - |
| NY8L030A | $2.0 \sim 5.5$ | 10 | $32 \mathrm{~K} \times 8$ | $128 \times 8$ | 20 | $12 \times 33$ | - | 9-bit | - | - |
| NY8L040A | $2.0 \sim 5.5$ | 20.7 | $64 \mathrm{~K} \times 8$ | $192 \times 8$ | 24 | $12 \times 43$ | - | 9-bit | 10-bit | 4-ch |
| NY8L050A | $2.0 \sim 5.5$ | 42 | $128 \mathrm{~K} \times 8$ | $320 \times 8$ | 32 | $12 \times 55$ | - | 9-bit | 10-bit | 4-ch |

Note: 1. The voice duration is calculated at 6 KHz by 4-bit ADPCM algorithm.
2. The LCD dots are calculated with maximal common pins, which can be shared with segment pins by options.

### 1.4 Block Diagram



### 1.5 Pad Description

### 1.5.1 Pad Description for NY8L005A

| Pad Name | ATTR. | Description |
| :---: | :---: | :--- |
| VDD | P | Positive supply power. |
| VSS | P | Negative supply power. |
| PA0/Xin | I/O | Bit 0 for Port A, or input of XTAL32K. |
| PA1/Xout | I/O | Bit 1 for Port A, or output of XTAL32K. |
| PA2/INT | I/O | Bit 2 for Port A, or external interrupt input. |
| PA3/RST | I/O | Bit 3 for Port A, or external reset input. |
| PA4/CX | I/O | Bit 4 for Port A (can be used as key strobe input), or input of RFC function. |
| PA5/RR | I/O | Bit 5 for Port A (can be used as key strobe input), or output of RFC function. |
| PA6/RT0 | I/O | Bit 6 for Port A (can be used as key strobe input), or output of RFC function. |
| PA7/RT1 | I/O | Bit 7 for Port A (can be used as key strobe input), or output of RFC function. |
| PB0/BZ | I/O | Bit 0 for Port B, or buzzer output. |
| PB1/IR | I/O | Bit 1 for Port B, or IR output. |
| SEG0/PB2 | I/O | LCD segment 0, or Bit 2 for Port B. |
| SEG1/PB3 | I/O | LCD segment 1, or Bit 3 for Port B. |
| SEG2/PB4 | I/O | LCD segment 2, or Bit 4 for Port B. |
| SEG3~9 | O | LCD segment 3~9 (SEG3~8 can be used as key strobe output). |
| COM0~3 | O | LCD common 0~3 (COM2~3 can be used as SEG11~10). |
| V1, VLCD | P | LCD supply power. |
| CUP1~2 | I/O | Auxiliary capacitor pins for voltage pumping. |

Total : 31 Pins

### 1.5.2 Pad Description for NY8L010A

| Pad Name | ATTR. | Description |
| :--- | :---: | :--- |
| VDD | P | Positive supply power. |
| VSS | P | Negative supply power. |
| PA0/Xin | I/O | Bit 0 for Port A, or input of XTAL32K. |
| PA1/Xout | I/O | Bit 1 for Port A, or output of XTAL32K. |
| PA2/INT | I/O | Bit 2 for Port A, or external interrupt input. |
| PA3/RST | I/O | Bit 3 for Port A, or external reset input. |
| PA4/CX | I/O | Bit 4 for Port A (can be used as key strobe input), or input of RFC function. |
| PA5/RR | I/O | Bit 5 for Port A (can be used as key strobe input), or output of RFC function. |
| PA6/RT0 | I/O | Bit 6 for Port A (can be used as key strobe input), or output of RFC function. |
| PA7/RT1 | I/O | Bit 7 for Port A (can be used as key strobe input), or output of RFC function. |
| PB0/BZ | I/O | Bit 0 for Port B, or buzzer output. |
| PB1 | I/O | Bit 1 for Port B. |
| SEG0/PB2/ELP | I/O | LCD segment 0, Bit 2 for Port B, or charging signal of EL driver. |
| SEG1/PB3/ELC | I/O | LCD segment 1, Bit 3 for Port B, or discharging signal of EL driver. |
| SEG2/PB4/IR | I/O | LCD segment 2, Bit 4 for Port B, or IR output. |
| SEG3/PB5/SCK | I/O | LCD segment 3, Bit 5 for Port B, or clock output of SPI. |
| SEG4/PB6/SDI | I/O | LCD segment 4, Bit 6 for Port B, or data input (MISO) of SPI. |
| SEG5/PB7/SDO | I/O | LCD segment 5, Bit 7 for Port B, or data output (MOSI) of SPI. |
| SEG6~22 | O | LCD segment 6~22 (SEG6~17 can be used as key strobe output). |
| COM0~5 | O | LCD common 0~5 (COM2~5 can be used as SEG26~23). |
| V1~2, VLCD | P | LCD supply power. |
| CUP1~2 | I/O | Auxiliary capacitor pins for voltage pumping. |

Total : 47 Pins

### 1.5.3 Pad Description for NY8L020A

| Pad Name | ATTR. | Description |
| :--- | :---: | :--- |
| VDD | P | Positive supply power. |
| VSS | P | Negative supply power. |
| PA0/Xin | I/O | Bit 0 for Port A, or input of XTAL32K. |
| PA1/Xout | I/O | Bit 1 for Port A, or output of XTAL32K. |
| PA2/INT | I/O | Bit 2 for Port A, or external interrupt input. |
| PA3/RST | I/O | Bit 3 for Port A, or external reset input. |
| PA4/CX | I/O | Bit 4 for Port A, or input of RFC function. |
| PA5/RR | I/O | Bit 5 for Port A, or output of RFC function. |
| PA6/RT0 | I/O | Bit 6 for Port A, or output of RFC function. |
| PA7/RT1 | I/O | Bit 7 for Port A, or output of RFC function. |
| PB0/BZ | I/O | Bit 0 for Port B, or buzzer output. |
| PB1 | Bit 1 for Port B. |  |
| SEG0/PB2/ELP | I/O | LCD segment 0, Bit 2 for Port B, or charging signal of EL driver. |
| SEG1/PB3/ELC | I/O | LCD segment 1, Bit 3 for Port B, or discharging signal of EL driver. |
| SEG2/PB4/IR | I/O | LCD segment 2, Bit 4 for Port B, or IR output. |
| SEG3/PB5/SCK | I/O | LCD segment 3, Bit 5 for Port B, or clock output of SPI. |
| SEG4/PB6/SDI | I/O | LCD segment 4, Bit 6 for Port B, or data input (MISO) of SPI. |
| SEG5/PB7/SDO | I/O | LCD segment 5, Bit 7 for Port B, or data output (MOSI) of SPI. |
| SEG6~9/PC0~3 | I/O | LCD segment 6~9, or Bit 0~3 for Port C (can be used as key strobe |
| input). |  |  |
| SEG10~30 | O | LCD segment 10~30 (SEG10~25 can be used as key strobe output). |
| COM0~7 | O | LCD common 0~7 (COM2~7 can be used as SEG36~31). |
| V1~2, VLCD | P | LCD supply power. |
| CUP1~2 | I/O | Auxiliary capacitor pins for voltage pumping. |

Total : 57 Pins

### 1.5.4 Pad Description for NY8L030A

| Pad Name | ATTR. | Description |
| :--- | :---: | :--- |
| VDD1~2 | P | Positive supply power. |
| VSS1~2 | P | Negative supply power. |
| PA0/Xin | I/O | Bit 0 for Port A, or input of XTAL32K. |
| PA1/Xout | I/O | Bit 1 for Port A, or output of XTAL32K. |
| PA2/INT | I/O | Bit 2 for Port A, or external interrupt input. |
| PA3/RST | I/O | Bit 3 for Port A, or external reset input. |
| PA4/CX | I/O | Bit 4 for Port A, or input of RFC function. |
| PA5/RR | I/O | Bit 5 for Port A, or output of RFC function. |
| PA6/RT0 | I/O | Bit 6 for Port A, or output of RFC function. |
| PA7/RT1 | I/O | Bit 7 for Port A, or output of RFC function. |
| PB0/PWM2 | I/O | Bit 0 for Port B, or PWM2 output. |
| PB1/PWM1 | I/O | Bit 1 for Port B, or PWM1 output. |
| SEG0/PB2/ELP | I/O | LCD segment 0, Bit 2 for Port B, or charging signal of EL driver. |
| SEG1/PB3/ELC | I/O | LCD segment 1, Bit 3 for Port B, or discharging signal of EL driver. |
| SEG2/PB4/IR | I/O | LCD segment 2, Bit 4 for Port B, or IR output. |
| SEG3/PB5/SCK | I/O | LCD segment 3, Bit 5 for Port B, or clock output of SPI. |
| SEG4/PB66/SDI | I/O | LCD segment 4, Bit 6 for Port B, or data input (MISO) of SPI. |
| SEG5/PB7/SDO | I/O | LCD segment 5, Bit 7 for Port B, or data output (MOSI) of SPI. |
| SEG6~9/PC0~3 | I/O | LCD segment 6~9, or Bit 0~3 for Port C (can be used as key strobe input). |
| SEG10~32 | O | LCD segment 10~32 (SEG10~25 can be used as key strobe output). |
| COM0~11 | O | LCD common 0~11 (COM5~11 can be used as SEG39~33). |
| V1~3, VLCD | P | LCD supply power. |
| CUP1~2 | I/O | Auxiliary capacitor pins for voltage pumping. |

Total : 66 Pins

### 1.5.5 Pad Description for NY8L040A

| Pad Name | ATTR. | Description |
| :---: | :---: | :---: |
| VDD1~2 | P | Positive supply power. |
| VSS1~2 | P | Negative supply power. |
| PA0/Xin | I/O | Bit 0 for Port A, or input of XTAL32K. |
| PA1/Xout | 1/O | Bit 1 for Port A, or output of XTAL32K. |
| PA2/INT | I/O | Bit 2 for Port A, or external interrupt input. |
| PA3/RST | 1/O | Bit 3 for Port A, or external reset input. |
| PA4/CX/AIN3 | I/O | Bit 4 for Port A, input of RFC function, or analog input 3 for ADC. |
| PA5/RR/AIN2 | 1/O | Bit 5 for Port A, output of RFC function, or analog input 2 for ADC. |
| PA6/RT0/AIN1 | I/O | Bit 6 for Port A, output of RFC function, or analog input 1 for ADC. |
| PA7/RT1/AIN0 | 1/O | Bit 7 for Port A, output of RFC function, or analog input 0 for ADC. |
| PB0/PWM2 | I/O | Bit 0 for Port B, PWM2 output. |
| PB1/PWM1/DAC | I/O | Bit 1 for Port B, or PWM1 output, or DAC output. |
| SEG0/PB2/ELP | I/O | LCD segment 0 , Bit 2 for Port B, or charging signal of EL driver. |
| SEG1/PB3/ELC | I/O | LCD segment 1, Bit 3 for Port B, or discharging signal of EL driver. |
| SEG2/PB4/IR | I/O | LCD segment 2, Bit 4 for Port B, or IR output. |
| SEG3/PB5/SCK | I/O | LCD segment 3, Bit 5 for Port B, or clock output of SPI. |
| SEG4/PB6/SDI | I/O | LCD segment 4, Bit 6 for Port B, or data input (MISO) of SPI. |
| SEG5/PB7/SDO | I/O | LCD segment 5, Bit 7 for Port B, or data output (MOSI) of SPI. |
| SEG6~13/PC0~7 | 1/O | LCD segment 6~13, or Bit 0~7 for Port C (can be used as key strobe input). |
| SEG14~42 | 0 | LCD segment 14~42 (SEG14~29 can be used as key strobe output). |
| COM0~11 | 0 | LCD common 0~11 (COM4~11 can be used as SEG50~43). |
| V1~3, VLCD | P | LCD supply power. |
| CUP1~2 | 1/O | Auxiliary capacitor pins for voltage pumping. |

Total : 76 Pins

### 1.5.6 Pad Description for NY8L050A

| Pad Name | ATTR. | Description |
| :---: | :---: | :---: |
| VDD1~3 | P | Positive supply power. |
| VSS1~3 | P | Negative supply power. |
| PA0/Xin | I/O | Bit 0 for Port A, or input of XTAL32K. |
| PA1/Xout | I/O | Bit 1 for Port A, or output of XTAL32K. |
| PA2/INT | I/O | Bit 2 for Port A, or external interrupt input. |
| PA3/RST | I/O | Bit 3 for Port A, or external reset input. |
| PA4/CX/AIN3 | 1/O | Bit 4 for Port A, input of RFC function, or analog input 3 for ADC. |
| PA5/RR/AIN2 | I/O | Bit 5 for Port A, output of RFC function, or analog input 2 for ADC. |
| PA6/RT0/AIN1 | I/O | Bit 6 for Port A, output of RFC function, or analog input 1 for ADC. |
| PA7/RT1/AIN0 | I/O | Bit 7 for Port A, output of RFC function, or analog input 0 for ADC. |
| PB0/PWM2 | I/O | Bit 0 for Port B, PWM2 output. |
| PB1/PWM1/DAC | I/O | Bit 1 for Port B, or PWM1 output, or DAC output. |
| SEG0/PB2/ELP | I/O | LCD segment 0 , Bit 2 for Port B, or charging signal of EL driver. |
| SEG1/PB3/ELC | I/O | LCD segment 1, Bit 3 for Port B, or discharging signal of EL driver. |
| SEG2/PB4/IR | I/O | LCD segment 2, Bit 4 for Port B, or IR output. |
| SEG3/PB5/SCK | I/O | LCD segment 3, Bit 5 for Port B, or clock output of SPI. |
| SEG4/PB6/SDI | I/O | LCD segment 4, Bit 6 for Port B, or data input (MISO) of SPI. |
| SEG5/PB7/SDO | I/O | LCD segment 5, Bit 7 for Port B, or data output (MOSI) of SPI. |
| SEG6~13/PC0~7 | I/O | LCD segment 6~13, or Bit 0~7 for Port C. |
| SEG14~21/PD0~7 | I/O | LCD segment 14~21, or Bit 0~7 for Port D (can be used as key strobe input). |
| SEG22~54 | 0 | LCD segment 22~54 (SEG22~37 can be used as key strobe output). |
| COM0~11 | 0 | LCD common 0~11 (COM3~11 can be used as SEG63~55). |
| V1~3, VLCD | P | LCD supply power. |
| CUP1~2 | I/O | Auxiliary capacitor pins for voltage pumping. |

Total : 90 Pins

### 1.6 Electrical Characteristics

The following lists the electrical characteristics. All the product's properties must refer to each part's data sheet.

### 1.6.1 Absolute Maximum Rating

| Symbol | Parameter | Rated Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ | Supply voltage (NY8L005A~NY8L020A) | $-0.5 \sim+4.0$ | V |
|  | Supply voltage (NY8L030A~NY8L050A) | $-0.5 \sim+6.0$ | V |
| $\mathrm{~V}_{\text {IN }}$ | Input voltage | $\mathrm{VSS}-0.3 \mathrm{~V} \sim \mathrm{VDD}+0.3$ | V |
| $\mathrm{~T}_{\mathrm{OP}}$ | Operating Temperature | $0 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{ST}}$ | Storage Temperature | $-25 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |

### 1.6.2 DC Characteristics (Only for NY8L005A~ NY8L020A)

| Symbol | Parameter |  | VDD | Min. | Typ. | Max. | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Operating voltage |  |  | 1.1 | 1.5 | 3.6 | V | $\mathrm{F}_{\text {CPU }}=500 \mathrm{KHz}$ |
|  |  |  |  | 2.0 | 3 | 3.6 |  | $\mathrm{F}_{\text {CPU }}=4 \mathrm{MHz}$ |
| $I_{\text {halt }}$ | Halt mode |  | 1.5 |  | 0.1 | 0.5 | uA | Sleep, no load |
|  |  |  | 3 |  | 0.1 | 0.5 |  |  |
| $\mathrm{I}_{\text {SB1 }}$ | Supply <br> Current | Standby mode1 | 1.5 |  | 1.3 |  | uA | CPU off, IOSC32KHz on, LCD off, Reg off, no load |
|  |  |  | 3 |  | 2.2 |  |  |  |
| $\mathrm{I}_{\text {SB2 }}$ |  | Standby mode2 | 1.5 |  | 1.4 |  | uA | CPU off, IOSC 32 KHz on, LCD on, Reg off, no load |
|  |  |  | 3 |  | 2.3 |  |  |  |
| $\mathrm{I}_{\text {SB3 }}$ |  | Standby mode3 | 1.5 |  | 3.8 |  | uA | CPU off, IOSC32KHz on, LCD on, Reg on, no load |
|  |  |  | 3 |  | 5 |  |  |  |
| $\mathrm{I}_{\text {SL }}$ |  | Slow mode | 1.5 |  | 6 |  | uA | $\mathrm{F}_{\text {CPU }}=1$ IOSC32KHz, no load |
|  |  |  | 3 |  | 20 |  |  |  |
| $\mathrm{I}_{\mathrm{OP}}$ |  | Normal mode | 1.5 |  | 90 |  | uA | $\mathrm{F}_{\text {cpu }}=500 \mathrm{KHz}$, no load |
|  |  |  | 3 |  | 300 |  |  |  |
|  |  |  | 3 |  | 1.0 |  | mA | $\mathrm{F}_{\text {CPU }}=4 \mathrm{MHz}$, no load |
| $\mathrm{I}_{\mathrm{H}}$ | Input current <br> (Internal pull-low) | Weak (1M ohms) | 1.5 |  | 0.5 |  | uA | $\mathrm{V}_{\text {IN }}=\mathrm{VDD}$ |
|  |  |  | 3 |  | 3 |  |  |  |
|  |  | Strong (100K ohms) | 1.5 |  | 5 |  |  |  |
|  |  |  | 3 |  | 30 |  |  |  |
| $\mathrm{I}_{\mathrm{OH}}$ | Output high current <br> (PA/B/C, SEG/COM@LED mode) |  | 1.5 |  | -2 |  | mA | $\mathrm{V}_{\mathrm{OH}}=1.0 \mathrm{~V}$ |
|  |  |  | 3 |  | -9 |  |  | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |
| lol1 | Output low current (PA/B/C) |  | 1.5 |  | 4 |  | mA | $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ |
|  |  |  | 3 |  | 18 |  |  | $\mathrm{V}_{\text {OL }}=1.0 \mathrm{~V}$ |
| loL2 | Output low current (SEG/COM@LED mode) |  | 1.5 |  | 2 |  | mA | $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ |
|  |  |  | 3 |  | 9 |  |  | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ |
| $\Delta \mathrm{F} / \mathrm{F}$ | Frequency deviation by voltage drop( 500 KHz ) |  | 1.5 |  | -0.5 |  | \% | $\frac{\operatorname{Fosc}(1.5 \mathrm{~V})-\operatorname{Fosc}(1.2 \mathrm{~V})}{\operatorname{Fosc}(1.5 \mathrm{v})}$ |
|  | Frequen by voltag | y deviation $\operatorname{drop}(4 \mathrm{MHz})$ | 3 |  | -0.5 |  |  | $\frac{\operatorname{Fosc}(3.0 \mathrm{~V})-\operatorname{Fosc}(2.4 \mathrm{~V})}{\operatorname{Fosc}(3.0 \mathrm{v})}$ |
| $\Delta \mathrm{F} / \mathrm{F}$ | Frequency lot deviation ( 500 KHz ) |  | 1.5 | -1.5 |  | 1.5 | \% | $\frac{\operatorname{Fosc}(1.5 \mathrm{~V})-500 \mathrm{KHz}}{500 \mathrm{KHz}}$ |
|  | Frequency lot deviation ( 4 MHz ) |  | 3 | -1.5 |  | 1.5 | \% | $\frac{\operatorname{Fosc}(3.0 \mathrm{v})-4 \mathrm{MHz}}{4 \mathrm{MHz}}$ |
| Fosc | Oscillation Frequency |  | -- | 0.48 | 0.5 | 0.52 | MHz | $V_{D D}=1.1 \sim 3.6 \mathrm{~V}$ |
|  |  |  | 1.95 | 2 | 2.05 |  |  |
|  |  |  | 3.9 | 4 | 4.1 |  |  |

### 1.6.3 DC Characteristics (Only for NY8L030A~ NY8L050A)

| Symbol | Parameter |  | VDD | Min. | Typ. | Max. | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Operating voltage |  |  | 2.0 | 3.0 | 5.5 | V | $\mathrm{F}_{\text {CPU }}=4 \mathrm{MHz}$ |
|  |  |  |  | 3.0 | 4.5 | 5.5 |  | $\mathrm{F}_{\text {cPu }}=8 \mathrm{MHz}$ |
| $\mathrm{I}_{\text {halt }}$ | Halt mode |  | 3 |  | 0.1 | 0.5 | uA | Sleep, no load |
|  |  |  | 4.5 |  | 0.1 | 0.5 |  |  |
| $\mathrm{I}_{\text {SB1 }}$ | Supply <br> Current | Standby mode1 | 3 |  | 1.4 |  | uA | CPU off, IOSC32KHz on, LCD off, Reg off, no load |
|  |  |  | 4.5 |  | 2.8 |  |  |  |
| $\mathrm{I}_{\text {SB2 }}$ |  | Standby <br> mode2 | 3 |  | 1.5 |  | uA | CPU off, IOSC32KHz on, LCD on, Reg off, no load |
|  |  |  | 4.5 |  | 3 |  |  |  |
| $\mathrm{I}_{\text {SB3 }}$ |  | Standby <br> mode3 | 3 |  | 5 |  | uA | CPU off, IOSC32KHz on LCD on, Reg on, no load |
|  |  |  | 4.5 |  | 8 |  |  |  |
| $\mathrm{I}_{\text {SL }}$ |  | Slow mode | 3 |  | 15 |  | uA | $\begin{aligned} & \mathrm{F}_{\mathrm{CPP}}=\text { IOSC } 32 \mathrm{KHz}, \text { PWM } \\ & \text { output off, no load } \end{aligned}$ |
|  |  |  | 4.5 |  | 30 |  |  |  |
| lop |  | Normal mode | 3 |  | 0.8 |  | mA | $\mathrm{F}_{\text {cpu }}=4 \mathrm{MHz}$, PWM output off, no load |
|  |  |  | 4.5 |  | 1.8 |  |  |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input current <br> (Internal pull-low) | Weak (1M ohms) | 3 |  | 3 |  | uA | $\mathrm{V}_{\text {IN }}=\mathrm{VDD}$ |
|  |  |  | 4.5 |  | 9 |  |  |  |
|  |  | Strong (100K ohms) | 3 |  | 30 |  |  |  |
|  |  |  | 4.5 |  | 90 |  |  |  |
| $\mathrm{IOH}^{\text {O}}$ | Output high current (PA/B/C/D, SEG/COM@LED mode) |  | 3 |  | -9 |  | mA | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |
|  |  |  | 4.5 |  | -12 |  |  | $\mathrm{V}_{\mathrm{OH}}=3.5 \mathrm{~V}$ |
| lol1 | Output low current (PA/B/C/D) |  | 3 |  | 18 |  | mA | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ |
|  |  |  | 4.5 |  | 25 |  |  | $\mathrm{V}_{\text {OL }}=1.0 \mathrm{~V}$ |
| $\mathrm{loL2}$ | Output low current (SEG/COM@LED mode) |  | 3 |  | 9 |  | mA | $\mathrm{V}_{\text {OL }}=1.0 \mathrm{~V}$ |
|  |  |  | 4.5 |  | 12.5 |  |  | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {PWM }}$ | PWM output current |  | 3 |  | 180 |  | mA | Load = 8 ohms |
|  |  |  | 4.5 |  | 280 |  |  |  |
| $\mathrm{I}_{\mathrm{DAC}}$ | DAC output current |  | 3 |  | -1.4 |  | mA | Half scale |
|  |  |  | 4.5 |  | -1.6 |  |  |  |
| $\Delta \mathrm{F} / \mathrm{F}$ | Frequency deviation by voltage drop |  | 3 |  | -0.5 |  | \% | $\frac{\operatorname{Fosc}(3.0 \mathrm{~V})-\operatorname{Fosc}(2.4 \mathrm{~V})}{\operatorname{Fosc}(3.0 \mathrm{v})}$ |
|  |  |  |  |  |  |  |  | Fosc(4.5V) - Fosc(3.0V) |
|  |  |  | 4.5 |  | -0.5 |  |  | Fosc(4.5v) |
| $\Delta \mathrm{F} / \mathrm{F}$ | Frequency lot deviation (4MHz) |  | 3 | -1.5 |  | 1.5 | \% | $\frac{\operatorname{Fosc}(3.0 \mathrm{~V})-4 \mathrm{MHz}}{4 \mathrm{MHz}}$ |
|  | Frequency lot deviation (8MHz) |  | 4.5 | -1.5 |  | 1.5 | \% | $\frac{\operatorname{Fosc}(4.5 \mathrm{~V})-8 \mathrm{MHz}}{8 \mathrm{MHz}}$ |
| Fosc | Oscillation Frequency |  | -- | 0.48 | 0.5 | 0.52 | MHz | $V_{D D}=2.0 \sim 5.5 \mathrm{~V}$ |
|  |  |  | 1.95 | 2 | 2.05 |  |  |
|  |  |  | 3.9 | 4 | 4.1 |  |  |
|  |  |  | 7.8 | 8 | 8.2 |  |  |

## Chapter 2. Operation Modes

### 2.1 Clock Source

Because NY8L is a dual-clock IC, there are fast oscillator ( $\mathrm{F}_{\mathrm{FAOS}}$ ) and slow oscillator ( $\mathrm{F}_{\text {SLow }}$ ) that can be selected as system oscillation ( $\mathrm{F}_{\mathrm{CPU}}$ ). The fast oscillator which could be used as $\mathrm{F}_{\mathrm{FAOs}}$ is internal high RC oscillator: IOSC8M/IOSC4M/IOSC2M/IOSC500K. The slow oscillators which could be used as $\mathrm{F}_{\text {Slow }}$ are internal low RC oscillator (IOSC32K) or external low crystal oscillator (XTAL32K). Users can choose the clock sources by programming its option based on the application.

To utilize the precise timing application, two pins (Xin \& Xout) are needed to connect with external crystal module and set the corresponding option for 32 KHz crystal. To match the high-speed application, it provides up to 8 MHz for $\mathrm{F}_{\mathrm{CPU}}$ and no additional pins are needed.


Figure 2-1 Oscillation Configuration

The fast frequency $\left(F_{\text {FAST }}\right)$ is divided from $F_{\text {FAOS }}$ through control register OPMD[6:4]: 1/1~1/128. The $F_{\text {SLow }}$ is the slow frequency and the source of Real-Time-Clock (RTC). The RTC is the clock source of 14-bit divider, ranges from 16 KHz to 2 Hz , and it generates multiple clocks to apply to the LCD module, LCD power charge pump block, watch dog timer, or EL block, etc. Therefore user is suggested to enable the RTC (OPMD[3]) when CPU is busy. Besides, the RTC counter can be cleared by writing 0 to OPMD[2], and which is always read as high.

NY8L User Manual

| Mode | Normal mode | Slow mode | Standby mode | Halt mode |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {CPU }}$ | ON ( $\mathrm{F}_{\text {FAST }}$ ) | ON ( $\mathrm{F}_{\text {slow }}$ ) | OFF | OFF |
| $\mathrm{F}_{\text {FAOS }}$ | ON | OFF | OFF | OFF |
| $\mathrm{F}_{\text {FAST }}$ | $\mathrm{F}_{\text {FAOS }} / 2^{\mathrm{N}}$ | OFF | OFF | OFF |
| $\mathrm{F}_{\text {sLow }}$ | ON/OFF | ON | ON | OFF |
| RTC | ON/OFF | ON | ON | OFF |
| LCD | ON/OFF | ON/OFF | ON/OFF | OFF |
| Wake-up Source | -- | -- | - Key change <br> - Timer2/Timer1/ <br> Timer0 Interrupt <br> (based on Fstow) <br> - FT/ST Interrupt <br> - External Interrupt <br> - KSB Interrupt <br> - KSB wake-up | - Key change <br> - External Interrupt |

NY8L provide four kinds of operating mode to tailor all kinds of application and save power consumptions. These operating modes are Normal mode, Slow mode, Standby mode and Halt mode. Normal mode is designated for high-speed operating mode. Slow mode is designated for low-speed mode in order to save power consumption. At Standby mode, NY8L will stop almost all operations except Timer2 /Timer1/Timer0 /FT /ST (based on $\mathrm{F}_{\text {SLow }}$ ) in order to wake up periodically. At Halt mode, NY8L will sleep until key change or external interrupt occurs. User can set the control register OPMD to swap Normal/Slow mode and the control register SLP to enter Standby/Halt mode. The block diagram of four operating modes is described in Figure 2-2.


Figure 2-2: Four Operating Modes

### 2.2 Normal Mode

After any reset event is occurred and reset process is complete, NY8L will enter Normal mode. At Normal mode, $\mathrm{F}_{\text {FAos }}$ is selected as system oscillation in order to provide highest performance and its power consumption will be the largest among four operating modes.

- Instruction execution is based on $\mathrm{F}_{\text {FASt }}$ and all peripheral modules may be active according to corresponding module enable bit.
- $\mathrm{F}_{\text {FASt }}$ is divided from the $\mathrm{F}_{\text {FAos }}(1 / 1 \sim 1 / 128)$.
- Fstow is enabled, or disabled according to application.
- IC can switch to Slow mode by writing 0 to the bit7 of control register OPMD (\$17[7]).
- IC can switch to Standby mode or Halt mode by programming control register SLP $(\$ 15)$ with $0 \times 5 \mathrm{~A}$.


Figure 2-3: The procedure of dividing CPU clock

Users have to set the control register OPMD to the relative setting as the following table.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$17 | OPMD | W | [2] | 0 | Write 0 to clear RTC counter (read as high) | x |
|  |  | R/W | [3] | 1/0 | RTC Enable/Disable | Enable |
|  |  |  | [6:4] | 000 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 1$ | $\mathrm{F}_{\text {FAOS }} / 1$ |
|  |  |  |  | 001 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 2$ |  |
|  |  |  |  | 010 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 4$ |  |
|  |  |  |  | 011 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 8$ |  |
|  |  |  |  | 100 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 16$ |  |
|  |  |  |  | 101 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 32$ |  |
|  |  |  |  | 110 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 64$ |  |
|  |  |  |  | 111 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 128$ |  |
|  |  |  | [7] | 1/0 | $\mathrm{F}_{\text {CPU }}=\mathrm{F}_{\text {FAST }} / \mathrm{F}_{\text {SLOW }}(32 \mathrm{KHz})$ | $\mathrm{F}_{\text {FAST }}$ |

### 2.3 Slow Mode

NY8L will enter Slow mode by writing 0 to the bit7 of control register OPMD (\$17[7]). At Slow mode, FsLow is selected as system oscillation in order to save power consumption but still keep IC running. However, the $\mathrm{F}_{\text {FAOs }}$ should be turned off permanently if the mode won't be swapped to Normal mode. When switching to Normal mode, the fast clock source must wait about 512 cycles ( $\sim 128$ us@4MHz) for being stable. It is strongly recommended that IC should switch to Slow mode after FsLow being stable (~120us@IOSC32K or ~30ms@XTAL32K). Once setting control register SLP (\$15) with 0x5A, it will turn to Standby mode or Halt mode, and the $\mathrm{F}_{\mathrm{CPU}}$ will be stopped until the wake-up signal occurs.

- Instruction execution is based on $F_{\text {SLow }}$ and all peripheral modules may be active according to corresponding module enable bit.
- $F_{\text {FAOS }}$ can be turned off by writing 0 to OPMD[7].
- IC can switch to Standby mode or Halt mode by programming control register SLP (\$15) with 0x5A.
- IC can switch to Normal mode by writing 1 to OPMD[7].


Figure 2-4: The procedure of switching operation modes

### 2.4 Standby Mode

By setting control register SLP (\$15) with $0 \times 5 \mathrm{~A}$, the operation mode will turn to Standby mode if RTC is enabled (OPMD[3] = 1), while the previous mode is either Normal mode or Slow mode. At Standby mode, the $\mathrm{F}_{\text {FAOS }}$ is shut down and the $\mathrm{F}_{\text {SLOw }}$ is kept to supply the clock for LCD display, etc.

NY8L supports three wake-up methods to leave out of Standby mode, the difference between I/O pads and its data registers (key change), the occurrence of each interrupt, and KSB wake-up. So before entering Standby mode, users have to keep in mind to store the current input port statuses into port registers, and clear key strobe input (KI) data register (PX). If the system is waked up, the succeeding instructions after writing SLP register will be executed after the clock source stable time. The stable time of fast clock source should wait about 512 cycles ( $\sim 128 \mathrm{us} @ 4 \mathrm{MHz}$ ), and the stable time of IOSC32K is about 4 cycles ( $\sim 120$ us@32KHz), the stable time of XTAL32K is about 1024 cycles ( $\sim 30 \mathrm{~ms} @ 32 \mathrm{KHz}$ ).

If the IC is waked up from Standby mode by a reset pin, it goes into reset procedure.

- Instruction execution is stop and some peripheral modules may be active according to corresponding module enable bit.
- $\mathrm{F}_{\mathrm{FAOs}}$ can be shut down by writing $0 \times 5 \mathrm{~A}$ to register SLP (\$15).
- The $\mathrm{F}_{\text {slow }}$ is still active and running.
- IC can being waked up from Standby mode if any of (a) key change wake-up (refer to 7.1 I/O Ports), (b) Timer2/Timer1/Timer0 (based on Fstow) interrupt, (c) FT/ST interrupt, (d) external interrupt, (e) KSB interrupt or (f) KSB wake-up (refer to 7.2 Key Strobe) is happened.
- After being waked up from Standby mode, IC will return to Normal mode if OPMD[7] = 1, or Slow mode if OPMD[7] $=0$.

The relative control registers are shown as the following tables

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 15$ | SLP | W | $[7: 0]$ |  | Write 0x5A to sleep | xx |

### 2.5 Halt mode

By setting control register SLP (\$15) with $0 \times 5$ A, the operation mode will turn to Halt mode if RTC is disabled (OPMD[3] = 0), while the previous mode is either Normal mode or Slow mode. Halt mode is also known as Sleep mode. As implied by the name, the IC falls asleep and the system clock is completely turned off, so all the IC functions are halted and it minimizes the power consumption.

At Halt mode, both of the $\mathrm{F}_{\text {FAOS }}$ and the $\mathrm{F}_{\text {sLow }}$ are shut down and waked up by key change or external interrupt. So before entering Halt mode, users have to keep in mind to store the current input port statuses into port registers. For avoiding awaking Halt mode wrongly, key strobe (KI) must be set as output, and the data register ( PX ) must be cleared to low. If the system is waked up, the succeeding instructions after writing SLP register will be executed after the clock source stable time.

If the IC is waked up from the standby mode by a reset pin, it goes into the reset procedure.

- Instruction execution is stop and all peripheral modules are disabled.
- $\mathrm{F}_{\text {FAOS }}$ and $\mathrm{F}_{\text {Slow }}$ are both disabled automatically.
- IC can being waked up from Halt mode if any of (a) Key change wake-up (refer to 7.1 I/O Ports) or (b) external interrupt is happened.
- After being waked up from Halt mode, IC will return to Normal mode if OPMD[7] = 1, or Slow mode if OPMD[7] $=0$.

The relative control registers are shown as the following tables:

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 15$ | SLP | W | $[7: 0]$ |  | Write 0x5A to sleep | xx |

## Chapter 3. System Control

### 3.1 Reset System

For the NY8L IC, the reset procedure needs at least 125 ms to deal with initialization process. In addition, 4 conditions will cause the reset procedure to be triggered, described in next sections. The reset initialization procedure is shown in Figure 3-1.


Figure 3-1: The reset initialization procedure

### 3.1.1 Power-On Reset (POR)

After power-on, the power-on reset initialization will automatically be set out. After the system leaves the reset initialization procedure, it enters the normal operation and the program counter (PC) starts at the reset vector.

### 3.1.2 Low Voltage Reset (LVR) (by body)

When the system enters the normal operation, the power supply voltage must be kept in an effective working voltage range. When the power supply voltage is lower than the effective operating voltage range, the system can't work properly. When the detector detects a harmful low voltage supply, it will cause a low voltage reset.

### 3.1.3 External Reset Pin (by option)

The external reset pin is always pulled-low with strong or weak resistor controlled by option. Generally, when the reset pin rises to high, it generates an external reset.

### 3.1.4 Watch-Dog Timer Reset (WDTR) (by option)

To recover from program malfunction, the NY8L IC supports an embedded watch-dog timer reset by option. The WDTR function is based on Real-Time-Clock, and always works with the program executing. Users have to clear the WDT (\$16) periodically to prevent from timing up with a reset generation. Typically, the minimum time-up period of the WDT is about 1.5 s .

Users can write 0xA5 to the control register WDGC to clear WDT, The relative control registers are shown as the following tables.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| $\$ 16$ | WDGC | W | $[7: 0]$ |  | Write 0xA5 to clear watchdog timer | xx |

### 3.2 Low Voltage Detector (LVD) (by body)

To monitor the voltage supply, the NY8L IC also provides low voltage detector (LVD) function. The LVD has 8 levels from 2.2 V to 3.6 V . If LVD is enabled, user can read back LVD status, which will go high when the power supply is lower than LVD level. The setting of LVD is shown as below.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$1C | LVD | R/W | [3:0] | 0100 | LVD level $=2.2 \mathrm{~V}$ | 2.2 V |
|  |  |  |  | 0101 | LVD level $=2.4 \mathrm{~V}$ |  |
|  |  |  |  | 0110 | LVD level $=2.6 \mathrm{~V}$ |  |
|  |  |  |  | 0111 | LVD level $=2.8 \mathrm{~V}$ |  |
|  |  |  |  | 1x00 | LVD level $=3.0 \mathrm{~V}$ |  |
|  |  |  |  | 1x01 | LVD level $=3.2 \mathrm{~V}$ |  |
|  |  |  |  | 1x10 | LVD level $=3.4 \mathrm{~V}$ |  |
|  |  |  |  | 1x11 | LVD level $=3.6 \mathrm{~V}$ |  |
|  |  | R/W | [4] | 1/0 | LVD Enable/Disable | Disable |
|  |  | R | [7] | 1/0 | LVD status: VDD<LVD level/VDD>LVD level | x |

### 3.3 Interrupts

The interrupt event can be a fixed interval of the Timer2/Timer1/Timer0, the fast real timer (FT), the slow real timer (ST), a random period triggered by the external interrupt pin (INT), the occurrence of analog to digital converter (ADC), or the occurrence of key strobe (KSB). The Timer2/Timer1/Timer0 can also be selected as one of the sample rate for audio playing, and the KSBF arises as a key strobe pulse occurs. There are two real timers (FT \& ST) in the NY8L IC, which function as long as it isn't in the halt mode. NY8L provide 8 fixed intervals from the real timer for FT, ranged from 16 Hz to 16 KHz , and it provide 8 fixed intervals from the real timer for ST, ranged from 256 Hz to 2 Hz . The interrupt events have to be cleared by users after entering the interrupt routine.

While any of hardware interrupts is occurred, the corresponding bit of interrupt flag register INTF will be set to 1 . This bit will not be clear until users write 0 to this bit. Therefore user can obtain information of which event causes hardware interrupt by polling register INTF even if interrupt enable flag register IEF is Disable. The detailed settings of interrupt mode and flag are shown as the following tables.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$0C | IEF | R/W | [0] | 1/0 | Timer2 Interrupt Enable/Disable | Disable |
|  |  |  | [1] | 1/0 | Timer1 Interrupt Enable/Disable | Disable |
|  |  |  | [2] | 1/0 | Timer0 Interrupt Enable/Disable (or Timer0 stop@Timer0 stop enable) | Disable |
|  |  |  | [3] | 1/0 | FT Interrupt Enable/Disable | Disable |
|  |  |  | [4] | 1/0 | ST Interrupt Enable/Disable | Disable |
|  |  |  | [5] | 1/0 | EXT Interrupt Enable/Disable | Disable |
|  |  |  | [6] | 1/0 | ADC Interrupt Enable/Disable | Disable |
|  |  |  | [7] | 1/0 | Key Strobe Interrupt Enable/Disable | Disable |

NY8L User Manual

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$0D | INTF | R | [0] | 1/0 | Read Timer2 Interrupt Flag | 0 |
|  |  |  | [1] | 1/0 | Read Timer1 Interrupt Flag | 0 |
|  |  |  | [2] | 1/0 | Read Timer0 Interrupt Flag (or Timer0 stop@Timer0 stop enable) | 0 |
|  |  |  | [3] | 1/0 | Read FT Interrupt Flag | 0 |
|  |  |  | [4] | 1/0 | Read ST Interrupt Flag | 0 |
|  |  |  | [5] | 1/0 | Read EXT Interrupt Flag | 0 |
|  |  |  | [6] | 1/0 | Read ADC Interrupt Flag | 0 |
|  |  |  | [7] | 1/0 | Read Key Strobe Interrupt Flag | 0 |
|  |  | W | [0] | 0 | Clear Timer2 Interrupt Flag | 0 |
|  |  |  | [1] | 0 | Clear Timer1 Interrupt Flag | 0 |
|  |  |  | [2] | 0 | Clear Timer0 Interrupt Flag (or Timer0 stop@Timer0 stop enable) | 0 |
|  |  |  | [3] | 0 | Clear FT Interrupt Flag | 0 |
|  |  |  | [4] | 0 | Clear ST Interrupt Flag | 0 |
|  |  |  | [5] | 0 | Clear EXT Interrupt Flag | 0 |
|  |  |  | [6] | 0 | Clear ADC Interrupt Flag | 0 |
|  |  |  | [7] | 0 | Clear Key Strobe Interrupt Flag | 0 |
| \$0E | NMI | R/W | [0] | 1/0 | Timer2 Interrupt Flag be NMI/IRQ | IRQ |
|  |  |  | [1] | 1/0 | Timer1 Interrupt Flag be NMI/IRQ | IRQ |
|  |  |  | [2] | 1/0 | Timer0 Interrupt Flag be NMI/IRQ (or Timer0 stop@Timer0 stop enable) | IRQ |
|  |  |  | [3] | 1/0 | FT Interrupt Flag be NMI/IRQ | IRQ |
|  |  |  | [4] | 1/0 | ST Interrupt Flag be NMI/IRQ | IRQ |
|  |  |  | [5] | 1/0 | EXT Interrupt Flag be NMI/IRQ | IRQ |
|  |  |  | [6] | 1/0 | ADC Interrupt Flag be NMI/IRQ | IRQ |
|  |  |  | [7] | 1/0 | Key Strobe Interrupt Flag be NMI/IRQ | IRQ |
| \$0F | RTC | R/W | [2:0] | 000 | FT Interrupt $=$ RT[10] (16Hz, Fstow/2048) | RT[4] |
|  |  |  |  | 001 | FT Interrupt = RT[8] (64Hz, $\left.\mathrm{F}_{\text {sLow }} / 512\right)$ |  |
|  |  |  |  | 010 | FT Interrupt $=$ RT[6] $\left(256 \mathrm{~Hz}, \mathrm{~F}_{\text {SLow }} / 128\right)$ |  |
|  |  |  |  | 011 | FT Interrupt = RT[4] (1KHz, Fstow/32) |  |
|  |  |  |  | 100 | FT Interrupt $=$ RT[3] ( 2 KHz , $\mathrm{F}_{\text {sLow }} / 16$ ) |  |
|  |  |  |  | 101 | FT Interrupt = RT[2] (4KHz, FsLow/8) |  |
|  |  |  |  | 110 | FT Interrupt = RT[1] (8KHz, $\mathrm{F}_{\text {sLow }} / 4$ ) |  |
|  |  |  |  | 111 | FT Interrupt = RT[0] (16KHz, F $\left.\mathrm{S}_{\text {SLow }} / 2\right)$ |  |
|  |  |  | [5:3] | 000 | ST Interrupt = RT[13] ( $2 \mathrm{~Hz}, \mathrm{~F}_{\text {sLow }} / 16384$ ) | RT[13] |
|  |  |  |  | 001 | ST Interrupt = RT[12] (4Hz, F Fsow/8192) |  |
|  |  |  |  | 010 | ST Interrupt = RT[11] (8Hz, F Fsow/4096) |  |
|  |  |  |  | 011 | ST Interrupt = RT[10] (16Hz, Fstow/2048) |  |
|  |  |  |  | 100 | ST Interrupt = RT[9] (32Hz, FsLow/1024) |  |
|  |  |  |  | 101 | ST Interrupt $=$ RT[8] ( $64 \mathrm{~Hz}, \mathrm{~F}_{\text {sLow }} / 512$ ) |  |
|  |  |  |  | 110 | ST Interrupt = RT[7] (128Hz, Fstow/256) |  |
|  |  |  |  | 111 | ST Interrupt = RT[6] ( 256 Hz , $\mathrm{F}_{\text {SLow }} / 128$ ) |  |
|  |  |  | [6] | 1/0 | EXT Interrupt takes place at Rising/Falling edge | Rising |

Note: It is strongly recommended to set Timer2, Timer1, Timer0, FT, ST, external interrupt, ADC, or key strobe control register before enabling interrupt, otherwise interrupt may be falsely triggered.

For example, if a Timer2 interrupt occurs, the IC pushes the program counter (PC) to stack (STK), and jump to the interrupt vector (\$7E0) automatically. In the interrupt sub-routine, user must store the accumulator (ACC), register $X / Y(X / Y)$, and draw the $Y, X$, and $A C C$ back before Timer2 sub-routine being finished. With the return instruction executes, the interrupt routine is finished. The IC pops STK back to the PC, and back to the original track of the program. The addresses for each interrupt mode are described in below table.

| Addr. | Interrupt Vector | IRQ Priority |
| :---: | :---: | :---: |
| \$7E0 | Timer2 Interrupt | 1 (highest) |
| \$7E2 | Timer1 Interrupt | 2 |
| \$7E4 | Timer0 Interrupt | 3 |
| \$7E6 | FT Interrupt | 4 |
| \$7E8 | ST Interrupt | 5 |
| \$7EA | EXT Interrupt | 6 |
| \$7EC | ADC Interrupt | 7 |
| \$7EE | KSB Interrupt | 8 (lowest) |

The Timer2 interrupt sub-routine is shown below.
V-IRQ-Timer2:
PHA
PHX
PHY

PLY
PLX
PLA

RTI

The NY8L IC supports two types of interrupt mode, IRQ and NMI (Non-Maskable Interrupt). The IRQ mode is sensed by level-trigger event, which means the continued interrupt event will be held until the current is finished. Even if two interrupt events come up simultaneously, the priority of each interrupt decides that the event with higher priority defined by IC itself will be enabled. The NMI mode is sensed by edge-trigger event, if an event is coming up with the others at the same time. There is the only one with highest priority defined by software will be enabled and the others may be falsely omitted, so it is strongly recommended to enable ONLY ONE of NMI (\$0E).


Figure 3-2: The structure of IRQ \& NMI

## Chapter 4. Address Mapping

In the NY8L IC, SFR contains 64 bytes, RAM contains 64~320 bytes for zero page register (ZP) and stack (STK). Moreover, there are $4 \mathrm{~K} \sim 128 \mathrm{~K}$ bytes ROM for program data. The following three sections describe the detail about special function register (SFR), RAM and ROM configuration of the NY8L005A~NY8L050A.

|  | CPU View |
| :---: | :---: |
| \$0000-\$003F | SFR(64B) |
| \$0040-\$00BF | Reserved |
| \$00C0-\$00FF | $\begin{aligned} & \text { ZP SRAM } \\ & (64 B) \end{aligned}$ |
| \$0100-\$01BF | Reserved |
| \$01C0-\$01FF | $\begin{aligned} & \text { Same as } \\ & \text { \$0C0-\$0FF } \end{aligned}$ |
| \$0200-\$0219 | $\begin{aligned} & \text { DPRAM }^{*} \\ & (8 B) \end{aligned}$ |
| \$0260-\$07DF | Reserved |
| \$07E0-\$07FF | Interrupt Vector |
| \$0800-\$13FF | Program ROM <br> (Bank0) |

Figure 4-1: The structure of address mapping for NY8L005A

|  | CPU View |
| :---: | :---: |
| \$0000-\$003F | SFR(64B) |
| \$0040-\$00BF | Reserved |
| \$00C0-\$00FF | $\begin{aligned} & \text { ZP SRAM } \\ & (64 B) \end{aligned}$ |
| \$0100-\$01BF | Reserved |
| \$01C0-\$01FF | $\begin{aligned} & \text { Same as } \\ & \$ 0 \mathrm{CO} \text {-\$0FF } \end{aligned}$ |
| \$0200-\$022B | $\begin{gathered} \text { DPRAM }^{*} \\ (24 B) \end{gathered}$ |
| \$0260-\$07DF | Reserved |
| \$07E0-\$07FF | Interrupt Vector |
| \$0800-\$23FF | Program ROM (Bank0) |

Figure 4-2: The structure of address mapping for NY8L010A

|  | CPU View |
| :---: | :---: |
| \$0000-\$003F | SFR(64B) |
| \$0040-\$007F | Reserved |
| \$0080-\$00FF | $\begin{gathered} \text { ZP SRAM } \\ (128 B) \end{gathered}$ |
| \$0100-\$017F | Reserved |
| \$0180-\$01FF | $\begin{aligned} & \text { Same as } \\ & \text { \$080-\$0FF } \end{aligned}$ |
| \$0200-\$023C | $\begin{gathered} \text { DPRAM* } \\ (40 B) \end{gathered}$ |
| \$0260-\$07DF | Reserved |
| \$07E0-\$07FF | Interrupt Vector |
| \$0800-\$3FFF | Program ROM (Bank0) |

Figure 4-3: The structure of address mapping for NY8L020A

|  | CPU View |
| :---: | :---: |
| \$0000-\$003F | SFR(64B) |
| \$0040-\$007F | Reserved |
| \$0080-\$00FF | $\begin{gathered} \text { ZP SRAM } \\ \text { (128B) } \end{gathered}$ |
| \$0100-\$017F | Reserved |
| \$0180-\$01FF | $\begin{aligned} & \hline \text { Same as } \\ & \$ 080-\$ 0 \mathrm{FF} \\ & \hline \end{aligned}$ |
| \$0200-\$025C | $\begin{gathered} \hline \text { DPRAM }{ }^{*} \\ (60 \mathrm{~B}) \end{gathered}$ |
| \$0260-\$07DF | Reserved |
| \$07E0-\$07FF | Interrupt Vector |
| \$0800-\$3FFF | Program ROM <br> (Bank0) |
| \$4000-\$7FFF | Program ROM <br> (Bank1) |

Figure 4-4: The structure of address mapping for NY8L030A

|  | CPU View |
| :---: | :---: |
| \$0000-\$003F | SFR(64B) |
| \$0040-\$00FF | $\begin{gathered} \text { ZP SRAM } \\ (192 B) \end{gathered}$ |
| \$0100-\$013F | Reserved |
| \$0140-\$01FF | $\begin{aligned} & \text { Same as } \\ & \text { \$040-\$0FF } \end{aligned}$ |
| \$0200-\$025E | $\begin{gathered} \text { DPRAM }^{*} \\ (84 B) \end{gathered}$ |
| \$0260-\$07DF | Reserved |
| \$07E0-\$07FF | Interrupt Vector |
| \$0800-\$3FFF | Program ROM (Bank0) |
| \$4000-\$7FFF | Program ROM (Bank1) |
| \$8000-\$BFFF | Program ROM (Bank2) |
| \$C000-\$FFFF | Program ROM <br> (Bank3) |

Figure 4-5: The structure of address mapping for NY8L040A


Figure 4-6: The structure of address mapping for NY8L050A
*Please refer to chapter 5.2 for details of LCD RAM address mapping.

### 4.1 Control Register Description

The special function register (SFR) is assigned to use the dedicated address ranged $\$ 0000$ to $\$ 003 \mathrm{~B}$. Users can program these registers to fit their applications. The SFR table is shown below.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$00 | TMOD | R | [7:0] |  | Read the Timer0 counting data[7:0] | xx |
|  |  | W | [7:0] |  | Preload Timer0 data[7:0] | xx |
| \$01 | тMOC | R/W | [3:0] | 000x | Timer0 clock = CX | BT[0] |
|  |  |  |  | 001x | Timer0 clock $=$ RT[13] (2Hz, $\left.\mathrm{F}_{\text {SLow }} / 16384\right)$ |  |
|  |  |  |  | 0100 | Timer0 clock = RT[11] (8Hz, FsLow/4096) |  |
|  |  |  |  | 0101 | Timer0 clock = RT[9] (32Hz, FsLow/1024) |  |
|  |  |  |  | 0110 | Timer0 clock = RT[7] ( 128 Hz , F FsLow/256) |  |
|  |  |  |  | 0111 | Timer0 clock $=$ RT[5] (512Hz, Fslow/64) |  |
|  |  |  |  | 1000 | Timer0 clock $=\mathrm{BT}[6]\left(\mathrm{F}_{\text {FAOS }} / 128\right)$ |  |
|  |  |  |  | 1001 | Timer0 clock = BT[5] ( $\mathrm{F}_{\text {FAOS }} / 64$ ) |  |
|  |  |  |  | 1010 | Timer0 clock = BT[4] ( $\mathrm{F}_{\text {FAOS }} / 32$ ) |  |
|  |  |  |  | 1011 | Timer0 clock $=$ BT[3] ( $\mathrm{F}_{\text {FAOS }} / 16$ ) |  |
|  |  |  |  | 1100 | Timer0 clock $=\mathrm{BT}[2]\left(\mathrm{F}_{\text {FAOS }} / 8\right)$ |  |
|  |  |  |  | 1101 | Timer0 clock $=\mathrm{BT}[1]\left(\mathrm{F}_{\text {FAOS }} / 4\right)$ |  |
|  |  |  |  | 1110 | Timer0 clock = BT[0] ( $\mathrm{F}_{\text {FAOS }} / 2$ ) |  |
|  |  |  |  | 1111 | Timer0 clock $=\mathrm{F}_{\text {FAOS }}$ |  |
|  |  |  | [4] | 1/0 | Timer0 Reload/One shot | 1 |
|  |  |  | [5] | 1/0 | Tone0 Enable/Disable | Enable |
|  |  |  | [7:6] | 00 | Timer0 clock stop mode OFF | OFF |
|  |  |  |  | 01 | Timer0 clock stopped by Timer2 overflow |  |
|  |  |  |  | 10 | Timer0 clock stopped by a full cycle of CX |  |
|  |  |  |  | 11 | Timer0 clock stopped by a full cycle of Timer2 clock |  |
| \$02 | TMOEN | R/W | [0] | 1/0 | Timer0 Enable/Disable | Disable |
|  |  | R/W | [2:1] | 0x | Tone0 4 points patch | 00 |
|  |  |  |  | 10 | Tone0 8 points patch |  |
|  |  |  |  | 11 | Tone0 16 points patch |  |
| \$03 | ENV0 | R/W | [7:0] |  | Envelope of channel 0 | 00 |
| \$04 | TM1D | R | [7:0] |  | Read the Timer1 counting data[7:0] | xx |
|  |  | W | [7:0] |  | Preload Timer1 data[7:0] | xX |
| \$05 | TM1C | R/W | [3:0] | 000x | Timer1 clock = TM0D[7] | BT[0] |
|  |  |  |  | 001x | Timer1 clock = RT[13] (2Hz, Fssow/16384) |  |
|  |  |  |  | 0100 | Timer1 clock = RT[11] (8Hz, FsLow/4096) |  |
|  |  |  |  | 0101 | Timer1 clock = RT[9] (32Hz, Fslow/1024) |  |
|  |  |  |  | 0110 | Timer1 clock $=$ RT[7] (128Hz, FsLow/256) |  |
|  |  |  |  | 0111 | Timer1 clock $=$ RT[5] (512Hz, FsLow/64) |  |
|  |  |  |  | 1000 | Timer1 clock $=\mathrm{BT}[6]\left(\mathrm{F}_{\text {FAOS }} / 128\right)$ |  |
|  |  |  |  | 1001 | Timer1 clock = BT[5] ( $\mathrm{F}_{\text {FAOS }} / 64$ ) |  |
|  |  |  |  | 1010 | Timer1 clock = BT[4] ( $\mathrm{F}_{\text {FAOS }} / 32$ ) |  |
|  |  |  |  | 1011 | Timer1 clock = BT[3] ( $\mathrm{F}_{\text {FAOS }} / 16$ ) |  |
|  |  |  |  | 1100 | Timer1 clock = BT[2] ( $\left.\mathrm{F}_{\text {FAOS }} / 8\right)$ |  |
|  |  |  |  | 1101 | Timer1 clock = BT[1] ( $\mathrm{F}_{\text {FAOS }} / 4$ ) |  |

NY8L User Manual

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1110 | Timer1 clock = BT[0] ( $\mathrm{F}_{\text {FAOS }} / 2$ ) |  |
|  |  |  |  | 1111 | Timer1 clock = $\mathrm{F}_{\text {FAOS }}$ |  |
|  |  |  | [4] | 1/0 | Timer1 Reload/One shot | 1 |
|  |  | R/W | [0] | 1/0 | Timer1 Enable/Disable | Disable |
| \$06 | TM1EN |  |  | 0x | Tone1 4 points patch |  |
| \$06 | TMMEN | R/W | [2:1] | 10 | Tone1 8 points patch | 00 |
|  |  |  |  | 11 | Tone1 16 points patch |  |
| \$07 | ENV1 | R/W | [7:0] |  | Envelope of channel 1 | 00 |
| \$08 | TM2D | R | [7:0] |  | Read the Timer2 counting data[7:0] | xX |
| \$08 |  | W | [7:0] |  | Preload Timer2 data[7:0] | xX |
|  |  |  |  | 000x | Timer2 clock = TM1D[7] |  |
|  |  |  |  | 001x | Timer2 clock $=$ RT[13] (2Hz, F Fsow $/ 16384$ ) |  |
|  |  |  |  | 0100 | Timer2 clock = RT[11] (8Hz, Fslow/4096) |  |
|  |  |  |  | 0101 | Timer2 clock = RT[9] (32Hz, Fslow/1024) |  |
|  |  |  |  | 0110 | Timer2 clock = RT[7] ( 128 Hz , F FsLow/256) |  |
|  |  |  |  | 0111 | Timer2 clock = RT[5] (512Hz, F Fsow/64) |  |
|  |  |  | [3.0] | 1000 | Timer2 clock $=\mathrm{BT}[8]$ ( $\mathrm{F}_{\text {FAOS }} / 512$ ) | BT |
| \$09 | TM2C | R/W |  | 1001 | Timer2 clock $=\mathrm{BT}[7]\left(\mathrm{F}_{\text {FAOS }} / 256\right)$ |  |
|  |  |  |  | 1010 | Timer2 clock $=\mathrm{BT}[6]\left(\mathrm{F}_{\text {FAOS }} / 128\right)$ |  |
|  |  |  |  | 1011 | Timer2 clock = BT[5] ( $\mathrm{F}_{\text {FAOS }} / 64$ ) |  |
|  |  |  |  | 1100 | Timer2 clock = BT[4] ( $\mathrm{F}_{\text {FAOS }} / 32$ ) |  |
|  |  |  |  | 1101 | Timer2 clock = BT[3] ( $\mathrm{F}_{\text {FAOS }} / 16$ ) |  |
|  |  |  |  | 1110 | Timer2 clock $=\mathrm{BT}[2]\left(\mathrm{F}_{\text {FAOS }} / 8\right)$ |  |
|  |  |  |  | 1111 | Timer2 clock $=\mathrm{BT}$ [1] ( $\mathrm{F}_{\text {FAOS }} / 4$ ) |  |
|  |  |  | [4] | 1/0 | Timer2 Reload/One shot | 1 |
| \$0A | TM2EN | R/W | [0] | 1/0 | Timer2 Enable/Disable | Disable |
|  |  |  | [0] | 1/0 | Timer2 Interrupt Enable/Disable | Disable |
|  |  |  | [1] | 1/0 | Timer1 Interrupt Enable/Disable | Disable |
|  |  |  | [2] | 1/0 | Timer0 Interrupt Enable/Disable (or Timer0 stop@Timer0 stop enable) | Disable |
| \$0C | IEF | R/W | [3] | 1/0 | FT Interrupt Enable/Disable | Disable |
|  |  |  | [4] | $1 / 0$ | ST Interrupt Enable/Disable | Disable |
|  |  |  | [5] | 1/0 | EXT Interrupt Enable/Disable | Disable |
|  |  |  | [6] | 1/0 | ADC Interrupt Enable/Disable | Disable |
|  |  |  | [7] | $1 / 0$ | Key Strobe Interrupt Enable/Disable | Disable |
| \$0D | INTF | R | [0] | 1/0 | Read Timer2 Interrupt Flag | 0 |
|  |  |  | [1] | 1/0 | Read Timer1 Interrupt Flag | 0 |
|  |  |  | [2] | 1/0 | Read Timer0 Interrupt Flag (or Timer0 stop@Timer0 stop enable) | 0 |
|  |  |  | [3] | 1/0 | Read FT Interrupt Flag | 0 |
|  |  |  | [4] | 1/0 | Read ST Interrupt Flag | 0 |
|  |  |  | [5] | 1/0 | Read EXT Interrupt Flag | 0 |
|  |  |  | [6] | 1/0 | Read ADC Interrupt Flag | 0 |
|  |  |  | [7] | 1/0 | Read Key Strobe Interrupt Flag | 0 |
|  |  | W | [0] | 0 | Clear Timer2 Interrupt Flag | 0 |
|  |  |  | [1] | 0 | Clear Timer1 Interrupt Flag | 0 |

NY8L User Manual


NY8L User Manual

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$11 | ADCC | R | [0] | 1/0 | ADC conversion status: ready/NOT ready | 1 |
|  |  | R/W | [7] | 1/0 | ADC conversion start/reset | 0 |
| \$12 | ADCD | R | [7:0] |  | Voltage ADC data output buffer | xx |
| \$14 | KSB | R/W | [3:0] |  | Key Strobe output segment select (SEGi~SEG(i+15)) (i = 0~48) (by body) | 0000 |
|  |  |  | [4] | 1/0 | All/One segments selected as key strobe output | One |
|  |  |  | [5] | 0 | Key Strobe Interrupt = key strobe occurs | 0 |
|  |  |  |  | 1 | Key Strobe Interrupt = each key strobe scanning cycle |  |
|  |  |  | [7:6] | 00 | Key Strobe scan rate $=$ RT[6] (256Hz, Fslow/128) | RT[6] |
|  |  |  |  | 01 | Key Strobe scan rate $=$ RT[5] ( $512 \mathrm{~Hz}, \mathrm{~F}_{\text {sLow }} / 64$ ) |  |
|  |  |  |  | 10 | Key Strobe scan rate = RT[4] (1KHz, F FsLow/32) |  |
|  |  |  |  | 11 | Key Strobe scan rate $=$ RT[3] (2KHz, F F SLow/ $/ 16$ ) |  |
| \$15 | SLP | W | [7:0] |  | Write 0x5A to sleep | xX |
| \$16 | WDGC | W | [7:0] |  | Write 0xA5 to clear watchdog timer | xx |
| \$17 | OPMD | W | [2] | 0 | Write 0 to clear RTC counter (read as high) | x |
|  |  | R/W | [3] | 1/0 | RTC Enable/Disable | Enable |
|  |  |  | [6:4] | 000 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 1$ | $\mathrm{F}_{\text {FAOS }} / 1$ |
|  |  |  |  | 001 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 2$ |  |
|  |  |  |  | 010 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 4$ |  |
|  |  |  |  | 011 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 8$ |  |
|  |  |  |  | 100 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 16$ |  |
|  |  |  |  | 101 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 32$ |  |
|  |  |  |  | 110 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 64$ |  |
|  |  |  |  | 111 | $\mathrm{F}_{\text {FAST }}=\mathrm{F}_{\text {FAOS }} / 128$ |  |
|  |  |  | [7] | 1/0 | $\mathrm{F}_{\text {CPU }}=\mathrm{F}_{\text {FAST }} / \mathrm{F}_{\text {SLOW }}(32 \mathrm{KHz}$ ) | $\mathrm{F}_{\text {FAST }}$ |
| \$18 | ELFQ | R/W | [2:0] | 000 | ELP frequency = BT[9] ( $\mathrm{F}_{\text {FAOS }} / 1024$ ) | BT[7] |
|  |  |  |  | 001 | ELP frequency $=\mathrm{BT}[8]\left(\mathrm{F}_{\text {FAOS }} / 512\right)$ |  |
|  |  |  |  | 010 | ELP frequency $=\mathrm{BT}[7]\left(\mathrm{F}_{\text {AAOS }} / 256\right)$ |  |
|  |  |  |  | 011 | ELP frequency $=\mathrm{BT}[6]\left(\mathrm{F}_{\text {FAOS }} / 128\right)$ |  |
|  |  |  |  | 100 | ELP frequency $=\mathrm{BT}[5]$ ( $\mathrm{F}_{\text {FAOS }} / 64$ ) |  |
|  |  |  |  | 101 | ELP frequency $=\mathrm{BT}[4]\left(\mathrm{F}_{\text {FAOS }} / 32\right)$ |  |
|  |  |  |  | 110 | ELP frequency $=\mathrm{BT}[3]$ ( $\mathrm{F}_{\text {FAOS }} / 16$ ) |  |
|  |  |  |  | 111 | ELP frequency $=\mathrm{BT}[2]\left(\mathrm{F}_{\text {FAOS }} / 8\right)$ |  |
|  |  |  | [4:3] | 00 | ELC frequency $=$ RT[7] (128Hz, $\left.\mathrm{F}_{\text {SLow }} / 256\right)$ | RT[5] |
|  |  |  |  | 01 | ELC frequency $=$ RT[6] (256Hz, Fstow/128) |  |
|  |  |  |  | 10 | ELC frequency = RT[5] ( $512 \mathrm{~Hz}, \mathrm{~F}_{\text {sLow }} / 64$ ) |  |
|  |  |  |  | 11 | ELC frequency $=$ RT[4] ( $1 \mathrm{KHz}, \mathrm{F}_{\text {SLow }} / 32$ ) |  |
| \$19 | ELC | R/W | [2:0] | 000 | ELP duty $=1 / 8$ | 7/8 |
|  |  |  |  | 001 | ELP duty $=2 / 8$ |  |
|  |  |  |  | 010 | ELP duty $=3 / 8$ |  |
|  |  |  |  | 011 | ELP duty $=4 / 8$ |  |
|  |  |  |  | 100 | ELP duty $=5 / 8$ |  |
|  |  |  |  | 101 | ELP duty $=6 / 8$ |  |
|  |  |  |  | 110 | ELP duty = 7/8 |  |
|  |  |  |  | 111 | ELP always high |  |

NY8L User Manual

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | [5:3] | 000 | ELC duty = 1/8 | 1/8 |
|  |  |  |  | 001 | ELC duty $=2 / 8$ |  |
|  |  |  |  | 010 | ELC duty $=3 / 8$ |  |
|  |  |  |  | 011 | ELC duty $=4 / 8$ |  |
|  |  |  |  | 100 | ELC duty $=5 / 8$ |  |
|  |  |  |  | 101 | ELC duty $=6 / 8$ |  |
|  |  |  |  | 110 | ELC duty = 7/8 |  |
|  |  |  |  | 111 | ELC always high |  |
|  |  |  | [7] | 1/0 | EL Enable/Disable | Disable |
| \$1A | LCDPC | R/W | [2:0] | 000 | Charge pump clock = RT[6] (256Hz, Fslow/128) | 32 KHz |
|  |  |  |  | 001 | Charge pump clock $=$ RT[5] ( 512 Hz , F Fslow/64) |  |
|  |  |  |  | 010 | Charge pump clock $=$ RT[4] ( $1 \mathrm{KHz}, \mathrm{F}_{\text {sLow }} / 32$ ) |  |
|  |  |  |  | 011 | Charge pump clock $=$ RT[3] ( 2 KHz , F $\mathrm{F}_{\text {sLow }} / 16$ ) |  |
|  |  |  |  | 100 | Charge pump clock $=$ RT[2] (4KHz, Fslow/8) |  |
|  |  |  |  | 101 | Charge pump clock $=$ RT[1] (8KHz, FsLow/4) |  |
|  |  |  |  | 110 | Charge pump clock $=$ RT[0] ( 16 KHz , $\mathrm{F}_{\text {sLow }} / 2$ ) |  |
|  |  |  |  | 111 | Charge pump clock $=32 \mathrm{KHz}$ ( $\mathrm{F}_{\text {SLow }}$ ) |  |
|  |  |  | [3] | 1/0 | LCD Power (Charge Pump) Enable/Disable | Disable |
|  |  |  | [4] | 1/0 | Internal Voltage Regulator Enable/Disable | Disable |
|  |  |  | $[6: 5]^{[1]}$ | 00 | Voltage Regulator (Vreg) = 1V | 1.50 V |
|  |  |  |  | 01 | Voltage Regulator (Vreg) $=1.17 \mathrm{~V}$ |  |
|  |  |  |  | 10 | Voltage Regulator (Vreg) $=1.33 \mathrm{~V}$ |  |
|  |  |  |  | 11 | Voltage Regulator (Vreg) $=1.50 \mathrm{~V}$ |  |
| \$1B | $\mathrm{LCDC}^{[2]}$ | R/W | [2:0] | 0x0 | LCD clock $=$ RT[8] ( 64 Hz , $\mathrm{F}_{\text {sLow }} / 512$ ) | RT[6] |
|  |  |  |  | 0x1 | LCD clock $=$ RT[7] ( 128 Hz , F sLow/256) |  |
|  |  |  |  | 100 | LCD clock $=$ RT[6] ( 256 Hz , Fslow/128) |  |
|  |  |  |  | 101 | LCD clock $=$ RT[5] (512Hz, F ${ }_{\text {slow }} / 64$ ) |  |
|  |  |  |  | 110 | LCD clock $=$ RT[4] ( 1 KHz , $\mathrm{F}_{\text {sLow }} / 32$ ) |  |
|  |  |  |  | 111 | LCD clock $=$ RT[3] (2KHz, Fstow/16) |  |
|  |  |  | [4:3] | 00 | LCD OFF | OFF |
|  |  |  |  | 01 | LCD ON |  |
|  |  |  |  | 10 | LCD all '0' |  |
|  |  |  |  | 11 | LCD all '1' |  |
| \$1C | LVD | R/W | [3:0] | 0100 | LVD level $=2.2 \mathrm{~V}$ | 2.2 V |
|  |  |  |  | 0101 | LVD level $=2.4 \mathrm{~V}$ |  |
|  |  |  |  | 0110 | LVD level $=2.6 \mathrm{~V}$ |  |
|  |  |  |  | 0111 | LVD level $=2.8 \mathrm{~V}$ |  |
|  |  |  |  | 1x00 | LVD level $=3.0 \mathrm{~V}$ |  |
|  |  |  |  | 1x01 | LVD level $=3.2 \mathrm{~V}$ |  |
|  |  |  |  | 1x10 | LVD level $=3.4 \mathrm{~V}$ |  |
|  |  |  |  | 1x11 | LVD level $=3.6 \mathrm{~V}$ |  |
|  |  | R/W | [4] | 1/0 | LVD Enable/Disable | Disable |
|  |  | R | [7] | 1/0 | LVD status: VDD<LVD level/VDD>LVD level | x |
| \$1E | SPIMD | R/W | [0] | 1/0 | SPI shift at Mode3/Mode0 | Mode3 |
|  |  | R | [7] | 1/0 | SPI shift Processing/Done | Done |

NY8L User Manual

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$1F | SPID | R | [7:0] |  | Read the shifted-in data from SDI | xx |
|  |  | W | [7:0] |  | Latch the data in shift register and starts to shift | xx |
| \$20 | VPRL | R/W | [7:0] |  | Voice pointer low byte | 00 |
| \$21 | VPRH | R/W | [7:0] |  | Voice pointer high byte | C0 |
| \$22 | BANK | R/W | [2:0] |  | Bank register for accessing voice ROM, total 8 Banks (16K bytes/Bank) | 0 |
| \$23 | RBF2 | W | [7:0] |  | CH2 ROM data buffer | FF |
| \$24 | OBF2 | R/W | [7:0] |  | CH2 voice output data buffer | 00/FF <br> (by option) |
| \$25 | VDH0 | R | [3:0] |  | Always be $\{0000\}$ | 0 |
|  |  | R | [7:4] |  | Voice ROM data high nibble | F |
| \$26 | VDLO | R | [3:0] |  | Always be $\{0000\}$ | 0 |
|  |  | R | [7:4] |  | Voice ROM data low nibble | F |
| \$27 | VDOH | R | [3:0] |  | Voice ROM data high nibble | F |
|  |  | R | [7:4] |  | Always be $\{0000\}$ | 0 |
| \$28 | VDOL | R | [3:0] |  | Voice ROM data low nibble | F |
|  |  | R | [7:4] |  | Always be $\{0000\}$ | 0 |
| \$29 | AUD | R/W | [0] | 1/0 | Audio Output Enable/Disable | Disable |
|  |  | R/W | [1] | 1/0 | Interpolation Enable/Disable | Disable |
| \$2A | $\mathrm{VOL}^{[3]}$ | R/W | [3:0] |  | 8-level/16-level of PWM/DAC volume | 1111 |
| \$2B | MIX | R | [3:0] |  | MSB 4 bits of the data after Mixer | $1000 / 0000$ (by option) |
|  |  | R/W | [4] | 0 | $\mathrm{CH01} \mathrm{=} \mathrm{CH} 0+\mathrm{CH} 1$ | 0 |
|  |  |  |  | 1 | $\mathrm{CH} 01=\mathrm{CHO}+\mathrm{CHO}$ |  |
|  |  |  | [6:5] | 0x | CHDT $=\mathrm{CHO} 1+(\mathrm{CH} 2$ * 2) | 00 |
|  |  |  |  | 10 | CHDT $=\mathrm{CH01}+\mathrm{CH01}$ |  |
|  |  |  |  | 11 | CHDT $=(\mathrm{CH} 2$ * 4) |  |
|  |  |  | [7] | 1/0 | PWM/DAC | $\begin{gathered} 1 / 0 \\ \text { (by option) } \end{gathered}$ |
| \$2C | VSIGN | R/W | [4] |  | CH2 sign bit | $\begin{array}{\|c} 1 / 0 \\ \text { (by option) } \\ \hline \end{array}$ |
| \$2F | IRC | R/W | [0] | 1/0 | IR data output register | H/L (by option) |
|  |  |  | [1] | 1/0 | CMOS/Open-Drain of IR output | CMOS |
|  |  |  | [2] | 1/0 | IR Enable/Disable | Disable |
|  |  | W | [3] | 0 | Write 0 to initial IR counter (read as high) | x |
|  |  | R/W | [5:4] | 00 | RFC Disable | Disable |
|  |  |  |  | 01 | RFC output the reverse signal of CX from RR |  |
|  |  |  |  | 10 | RFC output the reverse signal of CX from RT0 |  |
|  |  |  |  | 11 | RFC output the reverse signal of CX from RT1 |  |
| \$30 | PAIO | R/W | [7:0] | 1/0 | 1 = Input/0 = Output | FF |
| \$31 | PBIO | R/W | [7:0] | 1/0 | 1 = Input/0 = Output | FF |
| \$32 | PCIO | R/W | [7:0] | 1/0 | 1 = Input/0 = Output | FF |
| \$33 | PDIO | R/W | [7:0] | 1/0 | 1 = Input/0 = Output | FF |
| \$34 | PA | R | [7:0] |  | Read input pad data/output register data | xx |
|  |  | W | [7:0] | 1/0 | Write to input or output port register | 00 |
| \$35 | PB | R | [7:0] |  | Read input pad data/output register data | xx |
|  |  | W | [7:0] | 1/0 | Write to input or output port register | 00 |


| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$36 | PC | R | [7:0] |  | Read input pad data/output register data | XX |
|  |  | W | [7:0] | 1/0 | Write to input or output port register | 00 |
| \$37 | PD | R | [7:0] |  | Read input pad data/output register data | XX |
|  |  | W | [7:0] | 1/0 | Write to input or output port register | 00 |
| \$38 | PAC | R/W | [7:0] | 1/0 | Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output | 00 |
| \$39 | PBC | R/W | [7:0] | 1/0 | Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output | 00 |
| \$3A | PCC | R/W | [7:0] | 1/0 | Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output | 00 |
| \$3B | PDC | R/W | [7:0] | 1/0 | Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output | 00 |

Note: 1. Voltage regulator are NOT available in NY8L005A~NY8L010A.
2. Voltage regulator level: 1.67 V and 1.84 V are NOT available in NY8L020A.
3. LCDC[2] (\$1B) keep high, and $64 \mathrm{~Hz} \& 128 \mathrm{~Hz}$ are NOT available in NY8L030A~NY8L050A.
4. VOL[3] (\$2A) keep low, and ONLY 8-level of PWM/DAC volume are provided in NY8L030A.

### 4.2 RAM

The static RAM (SRAM) is organized with 64~320 bytes for zero page register (ZP) and stack register (STK). The ZP and STK are created to store data and save the program counter (PC) for returning. Their addressing region are $\$ 0040 \sim \$ 00 F F$ and $\$ 0180 \sim \$ 01 F F$, respectively. If the address is not existed, the data will be read as unknown.

For LCD application, DPRAM and ranges from $\$ 200$ to $\$ 25$ F (refer to chapter 5.2 ), and the size of DPRAM is 8B~96B. The data for display can be updated at any time, and depicted on the LCD panel immediately.

### 4.3 ROM

In the NY8L IC, a large program/data/voice single ROM is provided, and the size of ROM is 4KB~128KB. It supports up to 8 banks to be configured as ROM and each bank size is 16 KB . Because of system information comprised in the reserved region, users are not allowed to access this part. Otherwise, it would cause a reset procedure or other unpredictable impact.

For accessing voice ROM efficiently, the NY8L IC provide auto-increase function, including the voice pointer register (VPRH/VPRL) and the bank register (BANK). The VPRH includes a set reload value latch and a set 8-bit upward counter. Firstly, user must turn on bank auto-increase option. Then, when the VPRL is increased to 0xFF, the VPRH counter will count up automatically. At last, when the VPRL and VPRH are both increased to $0 x F F$, the BANK will count up automatically. At the same time, the VPRH will be reloaded as $0 \times C 0$.

These control registers shown as below can be used for indirect addressing.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| $\$ 20$ | VPRL | R/W | $[7: 0]$ |  | Voice pointer low byte | 00 |
| $\$ 21$ | VPRH | R/W | $[7: 0]$ |  | Voice pointer high byte | C0 |
| $\$ 22$ | BANK | R/W | $[2: 0]$ |  | Bank register for accessing voice ROM, <br> total 8 Banks (16K bytes/Bank) | 0 |

## Chapter 5. LCD \& LED Control

The NY8L IC provides users to drive LCD panel to match the most common-used panels. With the help of Bipolar Junction Transistor (BJT), the NY8L IC also provides users to drive Light Emitting Diode (LED) through driver mode or sink mode. This chapter is mainly to state the power supply for LCD \& LED and how it displays on the panel with the corresponding setting.

### 5.1 LCD Power Supply

According to LCD display theory, it is requested to use the multiple voltage levels to support LCD panel display, otherwise the display will turn to white or black permanently with single voltage level. The NY8L IC contains $1 / 2,1 / 3,1 / 4$ bias (by body) settings for the most LCD panels. For instance, $1 / 3$ bias needs 4 voltage levels, VSS, V1 ( $1 / 3^{*} \mathrm{VLCD}$ ), V2 ( $2 / 3^{*} \mathrm{VLCD}$ ), VLCD. The following descriptions, charge pump mode is configured for this application. And charge pump mode can be based on the power source (VDD), or internal voltage regulator (Vreg) by option.

### 5.1.1 Power Pumping Mode

For power pumping mode, it also generates the necessary voltage levels for driving the LCD panel with a different bias such as $1 / 2,1 / 3$ and $1 / 4$. Its power sources involve VDD and internal Vreg. Basically, the power source (VDD), provides the voltage to VLCD, V3, V2, or V1, which is chosen by option.

On the contrary, internal voltage regulator only acts as the power source to V1. For internal Vreg (= 1V + 0.167 V * LCDPC[7:5]), users can select $4 \sim 6$ levels from 1 V to 1.84 V .

In charge pump mode, if the display of LCD panel is correct but weak, the method to develop this situation is to increase the clock frequency for charge pump. The relative setting for charge pump clock is defined as below. Please refer to chapter 9.3 for the LCD bias connection diagram.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$1A | LCDPC | R/W | [2:0] | 000 | Charge pump clock $=$ RT[6] ( 256 Hz , Fslow/128) | 32 KHz |
|  |  |  |  | 001 | Charge pump clock = RT[5] (512Hz, Fstow/64) |  |
|  |  |  |  | 010 | Charge pump clock = RT[4] ( 1 KHz , F Fsow $/ 32$ ) |  |
|  |  |  |  | 011 | Charge pump clock $=$ RT[3] ( 2 KHz , F FsLow/16) |  |
|  |  |  |  | 100 | Charge pump clock = RT[2] (4KHz, Fssow/8) |  |
|  |  |  |  | 101 | Charge pump clock $=$ RT[1] (8KHz, FsLow 4 ) |  |
|  |  |  |  | 110 | Charge pump clock $=$ RT[0] ( $16 \mathrm{KHz}, \mathrm{F}_{\text {SLow }} / 2$ ) |  |
|  |  |  |  | 111 | Charge pump clock $=32 \mathrm{KHz}$ ( $\mathrm{F}_{\text {sLow }}$ ) |  |
|  |  |  | [3] | 1/0 | LCD Power (Charge Pump) Enable/Disable | Enable |
|  |  |  | [4] | 1/0 | Internal Voltage Regulator Enable/Disable | Enable |
|  |  |  |  | 00 | Voltage Regulator (Vreg) = 1V |  |
|  |  |  | [ ${ }^{11}$ | 01 | Voltage Regulator (Vreg) $=1.17 \mathrm{~V}$ | V |
|  |  |  |  | 10 | Voltage Regulator (Vreg) $=1.33 \mathrm{~V}$ |  |
|  |  |  |  | 11 | Voltage Regulator (Vreg) $=1.50 \mathrm{~V}$ |  |

Note: 1. Voltage regulator are NOT available in NY8L005A~NY8L010A.

NY8L User Manual

For the LCD display power being stable, the procedure of LCD turning on and turning off is suggested below.

| M_LCD_Regulator_ON | ;turn on regulator |
| :--- | :--- |
| M_LCD_Charge_ON | ;turn on charge pump |
| M_LCD_ON | ;turn on LCD |
| .. |  |
| M_LCD_OFF | ;turn off LCD |
| M_LCD_Charge_OFF | ;turn off charge pump |
| M_LCD_Regulator_OFF | ;turn off regulator |

### 5.2 LCD \& LED RAM Alignment

The following table is used to store the data for the LCD or LED display, $\mathrm{n}=0 \sim 5$ for 12 common pins, and the maximum address is $\$ 025$ F for DPRAM. It is strongly recommended to initialize the data of DPRAM. Because of uncertain data stored in undecided address, it may cause the defect of display.

| Addr. | Data | Common | Segment |
| :---: | :---: | :---: | :---: |
| \$2n0 | D[7:0] | $\operatorname{COM}\left[2^{*} \mathrm{n}\right]$ | SEG[7:0] |
| \$2n1 |  |  | SEG[15:8] |
| \$2n2 |  |  | SEG[23:16] |
| \$2n3 |  |  | SEG[31:24] |
| \$2n4 |  |  | SEG[39:32] |
| \$2n5 |  |  | SEG[47:40] |
| \$2n6 |  |  | SEG[55:48] |
| \$2n7 |  |  | SEG[63:56] |
| \$2n8 | D[7:0] | $\operatorname{COM}\left[2^{*} \mathrm{n}+1\right]$ | SEG[7:0] |
| \$2n9 |  |  | SEG[15:8] |
| \$2nA |  |  | SEG[23:16] |
| \$2nB |  |  | SEG[31:24] |
| \$2nC |  |  | SEG[39:32] |
| \$2nD |  |  | SEG[47:40] |
| \$2nE |  |  | SEG[55:48] |
| \$2nF |  |  | SEG[63:56] |

### 5.3 LCD Display System

As for a plenty of LCD display usages, the NY8L IC provides three mask options to match the most commonused LCD panels of the market, they are:

LCD Duty: $1 /(\mathrm{X})$ duty. $(\mathrm{X}=2 \sim 12)$
LCD Bias: $1 /(\mathrm{Y})$ bias. $(\mathrm{Y}=2 \sim 4)$
LCD SEG: (Z) segments. ( $Z=0$ ~ 63)
Because of the variety of panels, each display system should set its own combination from those three options. Here is an example works under $1 / 4$ duty, $1 / 3$ bias and 8 segments, the mask options should set X as $4, \mathrm{Y}$ as 3 and $Z$ as 8 to match the specific LCD panel, shown in Figure 5-1. According to Table 1, if users want to display digits such as "1.2.3.4.", the relative data has to be written in DPRAM to show out. Those data would be 0x7D, $0 \times A 6,0 x E 8$ and $0 x B E$ and LCD Panel will display "1.2.3.4." when LCD is turned on by instruction.


Figure 5-1: 4 digits LCD Panel

| Addr. | Item | SEG[7] | SEG[6] | SEG[5] | SEG[4] | SEG[3] | SEG[2] | SEG[1] | SEG[0] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 200$ | COM[0] | D4 | DP4 | D3 | DP3 | D2 | DP2 | D1 | DP1 |
| $\$ 208$ | COM[1] | C4 | E4 | C3 | E3 | C2 | E2 | C1 | E1 |
| $\$ 210$ | COM[2] | G4 | F4 | G3 | F3 | G2 | F2 | G1 | F1 |
| $\$ 218$ | COM[3] | B4 | A4 | B3 | A3 | B2 | A2 | B1 | A1 |

Table 1: LCD panel mapping

The frame rate for each display system is based on the setting of duty and LCD clock, and these can be selected by setting special function register (SFR). Users can select through setting of SFR, $64 \mathrm{~Hz}, 128 \mathrm{~Hz}$, $256 \mathrm{~Hz}, 512 \mathrm{~Hz}, 1 \mathrm{KHz}$ or 2 KHz for the LCD display (All of the LCD frame rates are sourced from slow clock $F_{\text {slow, }} 32 \mathrm{KHz}$ ). The following is the formula to calculate frame rate:

## Frame Rate = LCD Clock/COM Number

If the pattern on the LCD panel starts to flash, it is suggested to tune to higher rate to be correspondent with the desired display.

NY8L User Manual

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$1B | $\operatorname{LCDC}^{[1]}$ | R/W | [2:0] | 0x0 | LCD clock $=$ RT[8] (64Hz, F ${ }_{\text {sLow }} / 512$ ) | RT[6] |
|  |  |  |  | 0x1 | LCD clock $=$ RT[7] ( 128 Hz , $\mathrm{F}_{\text {SLow }} / 256$ ) |  |
|  |  |  |  | 100 | LCD clock $=$ RT[6] ( 256 Hz , F Fslow/128) |  |
|  |  |  |  | 101 | LCD clock $=$ RT[5] (512Hz, Fslow/64) |  |
|  |  |  |  | 110 | LCD clock $=$ RT[4] ( 1 KHz , F sLow $/ 32$ ) |  |
|  |  |  |  | 111 | LCD clock $=$ RT[3] (2KHz, Fstow/16) |  |
|  |  |  | [4:3] | 00 | LCD OFF | OFF |
|  |  |  |  | 01 | LCD ON |  |
|  |  |  |  | 10 | LCD all '0' |  |
|  |  |  |  | 11 | LCD all '1' |  |

Note: 1. LCDC[2] (\$1B) Keep high, and 64Hz \& 128Hz are NOT available in NY8L030A~NY8L050A.

For the most common-used LCD panels, the relationship between LCD duty and LCD bias is shown as below table.

| LCD bias $\approx \mathbf{1 / ( 1 + \sqrt { \text { duty } } )}$ |  |
| :---: | :---: |
| LCD duty | LCD bias select |
| 2 | $1 / 2$ |
| 3 | $1 / 2,1 / 3$ |
| 4 | $1 / 2,1 / 3$ |
| 5 | $1 / 2,1 / 3$ |
| 6 | $1 / 3,1 / 4$ |
| 7 | $1 / 3,1 / 4$ |
| 8 | $1 / 3,1 / 4$ |
| 9 | $1 / 3,1 / 4$ |
| 10 | $1 / 3,1 / 4$ |
| 11 | $1 / 4$ |
| 12 | $1 / 4$ |

Either common pins or segment pins are operated under alternative voltage level according to the mode it acts. The following lists voltage level of corresponding bias settings and users have to connect with the identical power system.

| Bias | Voltage Level |
| :---: | :--- |
| $1 / 2$ | VSS, V1 (1/2*VLCD), VLCD |
| $1 / 3$ | VSS, V1 (1/3*VLCD), V2 (2/3*VLCD), VLCD |
| $1 / 4$ | VSS, V1 (1/4*VLCD), V2 (2/4*VLCD), V3 (3/4*VLCD), VLCD |

The LCD timing waveforms are shown as the following Figure 5-2 ~ Figure 5-4.


Figure 5-2: LCD timing waveform of $1 / 2$ Bias, $1 / 4$ Duty


Figure 5-3: LCD timing waveform of $1 / 3$ Bias, $1 / 4$ Duty


Figure 5-4: LCD timing waveform of 1/4 Bias, 1/6 Duty

### 5.4 LED Display System

With the help of Bipolar Junction Transistor (BJT), the NY8L IC also provides users to drive Light Emitting Diode (LED) through driver mode or sink mode. LCD and LED functions must all be enabled with the corresponding setting. LED power source is based on VDD without bias circuitry. And users should initialize the data of DPRAM, and choose the frame rate for each display system, which is the same as LCD display by setting control register (LCD).


Figure 5-5: LED driving circuitry of drive mode \& sink mode

The LED timing waveforms are shown as the following Figure 5-6 \& Figure 5-7.


Figure 5-6: LED timing waveform of driver mode


Figure 5-7: LED timing waveform of sink mode

## Chapter 6. Audio Control

There are 2-ch tone and 1-ch voice in NY8L030A~050A, channel 0 and channel 1 work as tone mode, channel 2 works as voice mode. And the synthesizer mixes the multi-channel and output the result audio data through 9-bit PWM or 10-bit DAC (by option). And NY8L005A~020A also provides buzzer output, users can select single or dual channel buzzer, which is controlled by MIX[4].

### 6.1 Audio Control Register

### 6.1.1 VOL

The control register VOL dominates the hardware volume control of PWM and DAC. The VOL has 8 or 16 steps. $0 \times 0$ means the smallest volume and $0 \times F$ is the loudest level. Remember the VOL has to be 0xF before ramping up or down of DAC. The setting of VOL is shown as below.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 2 \mathrm{~A}$ | VOL $^{[1]}$ | R/W | $[3: 0]$ |  | 8-level/16-level of PWM/DAC volume | 1111 |

Note 1. VOL[3]($2A) Keep Low, and 8-level of PWM/DAC volume are provided in NY8L030A.

### 6.1.2 TONEx $(x=0,1)$

Channel 0 and channel 1 work as tone mode, tone 0 is based on Timer0, and tone 1 is based on Timer1 respectively. Each channel can assign one set of programmable patch and envelope. The 8 -bit ENVx registers control the envelope of the ' $x$ ' channel ( $x=0,1$ ). Different envelope variations of a tone or midi timbre can display varied expressions.

Each patch can be one of 4-step, 8-step or 16-step programmable square waveform, and meanwhile the clock source of timer must multiply by 4,8 or 16 . When the fast oscillator ( $F_{\text {FAos }}$ ) is 4 MHz , the 4 -step patch can support the pitch range up to the 7 th octave, 8 -step patch can support the pitch range up to the 6 th octave, and other 16 -step patch can support up to the 5 th octave.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$02 | TMOEN | R/W | [0] | 1/0 | Timer0 Enable/Disable | Disable |
|  |  | R/W | [2:1] | 0x | Tone0 4 points patch | 00 |
|  |  |  |  | 10 | Tone0 8 points patch |  |
|  |  |  |  | 11 | Tone0 16 points patch |  |
| \$03 | ENV0 | R/W | [7:0] |  | Envelope of channel 0 | 00 |
| \$06 | TM1EN | R/W | [0] | 1/0 | Timer1 Enable/Disable | Disable |
|  |  | R/W | [2:1] | 0x | Tone1 4 points patch | 00 |
|  |  |  |  | 10 | Tone1 8 points patch |  |
|  |  |  |  | 11 | Tone1 16 points patch |  |
| \$07 | ENV1 | R/W | [7:0] |  | Envelope of channel 1 | 00 |

Tone0 and tone1 patch controlled by options, and there are 4-level altitudes of $100 \%, 50 \%, 25 \%$ and $0 \%$ for each square step. Through level change of different altitude, the timbre will be much of variety, which won't change the 8-bit data of SFR (ENV0, ENV1).

| Section Pattern Option | Tone Envelope(x=0, 1) |
| :---: | :---: |
| 00 | $100 \%$ * ENVx[7:0] |
| 01 | $50 \%^{*}$ ENVx[7:0] |
| 10 | $25 \%^{*}$ ENVx[7:0] |
| 11 | $0 \%{ }^{*}$ ENVx[7:0] |

### 6.1.3 AUD

The AUD register turns on/off the audio playing procedure. For playing audio, the register has to be set as high. Otherwise, the music won't show out.

Channel 2 works as voice mode and provides interpolation function. When Interpolation function is enabled, the clock source of Timer2 will be speed up two times automatically. In the first Timer2 cycle, voice data equal (previous data + current data) $/ 2$, and in the second cycle, voice data equal current data. If Interpolation function is disabled, voice data always equal current data.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 29$ | AUD | R/W | $[0]$ | $1 / 0$ | Audio output Enable/Disable | Disable |
|  |  | R/W | $[1]$ | $1 / 0$ | Interpolation Enable/Disable | Disable |

As there are different coding types, the NY8L IC provides SWAP function. The coding data of channel 2 will be stored in RBF2 (\$23), users can read back voice data (high or low nibble of RBF2) through VDH0, VDLO, VDOH, or VDOL. After voice data being decoded by software, the OBF2 (\$24) is used for voice output data buffer, and the VSIGN (\$2C) is sign bit. Programmer can write data to OBF2 and VSIGN for generating audio data directly when finish decoding a voice data.

For muting at the beginning of audio output, it is recommended that the initial value of OBF2 should be $0 \times 00$ and VSIGN should be 1 if audio option selects PWM; and on the contrary, the initial value of OBF2 should be 0xFF, and VSIGN should be 0 if audio option selects DAC.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$23 | RBF2 | W | [7:0] |  | CH 2 ROM data buffer | FF |
| \$24 | OBF2 | R/W | [7:0] |  | CH2 voice output data buffer | 00/FF (by option) |
| \$25 | VDH0 | R | [3:0] |  | Always be $\{0000\}$ | 0 |
|  |  | R | [7:4] |  | Voice ROM data high nibble | F |
| \$26 | VDLO | R | [3:0] |  | Always be $\{0000\}$ | 0 |
|  |  | R | [7:4] |  | Voice ROM data low nibble | F |
| \$27 | VDOH | R | [3:0] |  | Voice ROM data high nibble | F |
|  |  | R | [7:4] |  | Always be $\{0000\}$ | 0 |
| \$28 | VDOL | R | [3:0] |  | Voice ROM data low nibble | F |
|  |  | R | [7:4] |  | Always be $\{0000\}$ | 0 |
| \$2C | VSIGN | R/W | [4] |  | CH2 sign bit | $\begin{gathered} 1 / 0 \\ \text { (by option) } \\ \hline \end{gathered}$ |

### 6.1.4 TMxD ( $\mathrm{x}=0,1,2$ )

The TMxD registers include a set 8-bit timer reload value latch and a set 8-bit downward counter of the 'x' channel. With the data loaded in the latch, the counter counts down until to 0 . If the register is set to the reload mode, the counter will be automatically reloaded from the latch, and the reload period is TMxD+1 ( $T M x D \neq 0$ ). When the counter counts to 0 , the audio engine plays the audio data. So the TMxD value affects the sample rate of a speech or the pitch of a tone.
$\mathrm{TMxD}=\left(\mathrm{F}_{\mathrm{TCS}} / \mathrm{F}_{\mathrm{SR}}\right)-1$
TMxD: Timer value in decimal
$F_{\text {TCs }}$ : Frequency of the timer clock source
$F_{S R}$ : Frequency of the sample rate
In theory, there are $T M x D+1(T M x D \neq 0)$ cycles of timer used to control an accurate period of time. But actually the maximum deviation is perhaps 1 cycle of timer, because timer enable signal is asynchronous to timer clock source. And it is strongly recommended to speed up timer clock source to decrease the deviation. Users can read back the content of counter through register TMxD by instruction.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| $\$ 00$ | TM0D | R | $[7: 0]$ |  | Read the Timer0 counting data[7:0] | xx |
|  |  | W | $[7: 0]$ |  | Preload Timer0 data[7:0] | xx |
| $\$ 04$ | TM1D | R | $[7: 0]$ |  | Read the Timer1 counting data[7:0] | xx |
|  |  | W | $[7: 0]$ |  | Preload Timer1 data[7:0] | xx |
| $\$ 08$ | TM2D | R | $[7: 0]$ |  | Read the Timer2 counting data[7:0] | xx |
|  |  | W | $[7: 0]$ |  | Preload Timer2 data[7:0] | xx |

### 6.1.5 TMxC ( $\mathrm{x}=0,1,2$ )

The TMxC registers indicate the TMx clock source of the ' $x$ ' channel. Different channel mode has different frequency of the TMxC. The value of the TMxC affects the tone. Besides, real timer (RT[n]) is based on $F_{\text {SLow }}\left(32.768 \mathrm{KHz}\right.$ ), and base timer ( $\mathrm{BT}[\mathrm{n}]$ ) is divided from $\mathrm{F}_{\mathrm{FAOS}}(8 \mathrm{MHz} / 4 \mathrm{MHz} / 2 \mathrm{MHz} / 500 \mathrm{KHz}$ ), which is selected by option. So BT[n] will be slow down as well as the fast system clock. The settings of TMxC are shown as below.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$01 | TMOC | R/W | [3:0] | 000x | Timer0 clock = CX | BT[0] |
|  |  |  |  | 001x | Timer0 clock $=$ RT[13] (2Hz, $\mathrm{F}_{\text {SLow }} / 16384$ ) |  |
|  |  |  |  | 0100 | Timer0 clock = RT[11] (8Hz, F ${ }_{\text {SLow }} / 4096$ ) |  |
|  |  |  |  | 0101 | Timer0 clock = RT[9] (32Hz, F ${ }_{\text {SLow }} / 1024$ ) |  |
|  |  |  |  | 0110 | Timer0 clock $=$ RT[7] (128Hz, $\left.\mathrm{F}_{\text {SLow }} / 256\right)$ |  |
|  |  |  |  | 0111 | Timer0 clock $=$ RT[5] ( $512 \mathrm{~Hz}, \mathrm{~F}_{\text {SLow }} / 64$ ) |  |
|  |  |  |  | 1000 | Timer0 clock = BT[6] ( $\left.\mathrm{F}_{\text {FAOS }} / 128\right)$ |  |
|  |  |  |  | 1001 | Timer0 clock $=\mathrm{BT}[5]\left(\mathrm{F}_{\text {FAOS }} / 64\right)$ |  |
|  |  |  |  | 1010 | Timer0 clock $=\mathrm{BT}[4]\left(\mathrm{F}_{\text {FAOS }} / 32\right)$ |  |
|  |  |  |  | 1011 | Timer0 clock $=\mathrm{BT}[3]\left(\mathrm{F}_{\text {FAOS }} / 16\right)$ |  |
|  |  |  |  | 1100 | Timer0 clock $=\mathrm{BT}[2]$ ( $\left.\mathrm{F}_{\text {FAOS }} / 8\right)$ |  |
|  |  |  |  | 1101 | Timer0 clock $=\mathrm{BT}[1]\left(\mathrm{F}_{\text {FAOS }} / 4\right)$ |  |

NY8L User Manual

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1110 | Timer0 clock $=\mathrm{BT}[0]$ ( $\mathrm{F}_{\text {FAOS }} / 2$ ) |  |
|  |  |  |  | 1111 | Timer0 clock $=\mathrm{F}_{\text {FAOS }}$ |  |
|  |  |  | [4] | 1/0 | Timer0 Reload/One shot | 1 |
|  |  |  | [5] | 1/0 | Tone0 Enable/Disable | Enable |
|  |  |  | [7:6] | 00 | Timer0 clock stop mode OFF | OFF |
|  |  |  |  | 01 | Timer0 clock stopped by Timer2 overflow |  |
|  |  |  |  | 10 | Timer0 clock stopped by a full cycle of CX |  |
|  |  |  |  | 11 | Timer0 clock stopped by a full cycle of Timer2 clock |  |
| \$05 | TM1C | R/W | [3:0] | 000x | Timer1 clock = TM0D[7] | BT[0] |
|  |  |  |  | 001x | Timer1 clock $=$ RT[13] (2Hz, F $\mathrm{FsLow}^{\text {/16384 }}$ ) |  |
|  |  |  |  | 0100 | Timer1 clock $=$ RT[11] (8Hz, FsLow/4096) |  |
|  |  |  |  | 0101 | Timer1 clock $=$ RT[9] (32Hz, FsLow/1024) |  |
|  |  |  |  | 0110 | Timer1 clock $=$ RT[7] ( 128 Hz , F FsLow/256) |  |
|  |  |  |  | 0111 | Timer1 clock = RT[5] (512Hz, Fslow/64) |  |
|  |  |  |  | 1000 | Timer1 clock $=\mathrm{BT}[6]$ ( $\mathrm{F}_{\text {FAOS }} / 128$ ) |  |
|  |  |  |  | 1001 | Timer1 clock = BT[5] ( $\mathrm{F}_{\text {FAOS }} / 64$ ) |  |
|  |  |  |  | 1010 | Timer1 clock = BT[4] ( $\mathrm{F}_{\text {FAOS }} / 32$ ) |  |
|  |  |  |  | 1011 | Timer1 clock $=\mathrm{BT}[3]\left(\mathrm{F}_{\text {FAOS }} / 16\right)$ |  |
|  |  |  |  | 1100 | Timer1 clock $=\mathrm{BT}[2]\left(\mathrm{F}_{\text {FAOS }} / 8\right)$ |  |
|  |  |  |  | 1101 | Timer1 clock $=\mathrm{BT}$ [1] ( $\mathrm{F}_{\text {FAOS }} / 4$ ) |  |
|  |  |  |  | 1110 | Timer1 clock $=\mathrm{BT}[0]\left(\mathrm{F}_{\text {FAOS }} / 2\right)$ |  |
|  |  |  |  | 1111 | Timer1 clock $=\mathrm{F}_{\text {FAOS }}$ |  |
|  |  |  | [4] | 1/0 | Timer1 Reload/One shot | 1 |
| \$09 | TM2C | R/W | [3:0] | 000x | Timer2 clock $=$ TM1D[7] | BT[2] |
|  |  |  |  | 001x | Timer2 clock $=$ RT[13] (2Hz, $\mathrm{F}_{\text {sLow }} / 16384$ ) |  |
|  |  |  |  | 0100 | Timer2 clock $=$ RT[11] (8Hz, FsLow/4096) |  |
|  |  |  |  | 0101 | Timer2 clock $=$ RT[9] (32Hz, FsLow/1024) |  |
|  |  |  |  | 0110 | Timer2 clock $=$ RT[7] ( $128 \mathrm{~Hz}, \mathrm{~F}_{\text {SLow }} / 256$ ) |  |
|  |  |  |  | 0111 | Timer2 clock = RT[5] (512Hz, FsLow/64) |  |
|  |  |  |  | 1000 | Timer2 clock $=\mathrm{BT}[8]\left(\mathrm{F}_{\text {FAOS }} / 512\right)$ |  |
|  |  |  |  | 1001 | Timer2 clock $=\mathrm{BT}[7]$ ( $\mathrm{F}_{\text {FAOS }} / 256$ ) |  |
|  |  |  |  | 1010 | Timer2 clock $=\mathrm{BT}[6]$ ( $\left.\mathrm{F}_{\text {FAOS }} / 128\right)$ |  |
|  |  |  |  | 1011 | Timer2 clock = BT[5] ( $\mathrm{F}_{\text {FAOS }} / 64$ ) |  |
|  |  |  |  | 1100 | Timer2 clock = BT[4] ( $\mathrm{F}_{\text {FAOS }} / 32$ ) |  |
|  |  |  |  | 1101 | Timer2 clock $=\mathrm{BT}[3]\left(\mathrm{F}_{\text {FAOS }} / 16\right)$ |  |
|  |  |  |  | 1110 | Timer2 clock $=\mathrm{BT}$ [2] ( $\left.\mathrm{F}_{\text {FAOS }} / 8\right)$ |  |
|  |  |  |  | 1111 | Timer2 clock $=\mathrm{BT}$ [1] ( $\mathrm{F}_{\text {FAOS }} / 4$ ) |  |
|  |  |  | [4] | 1/0 | Timer2 Reload/One shot | 1 |

### 6.1.6 $\operatorname{TMxEN}(x=0,1,2)$

The bit0 of TMOEN, TM1EN and TM2EN are mainly to control these timers to turn on/off respectively. As the value is 1 , the timer is turned on and the counter starts counting downward.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| $\$ 02$ | TM0EN | R/W | $[0]$ | $1 / 0$ | Timer0 Enable/Disable | Disable |
| $\$ 06$ | TM1EN | R/W | $[0]$ | $1 / 0$ | Timer1 Enable/Disable | Disable |
| $\$ 0 A$ | TM2EN | R/W | $[0]$ | $1 / 0$ | Timer2 Enable/Disable | Disable |

### 6.1.7 MIX

Users can define the configuration of mixer through control register MIX to output desired audio data type. It supports 3-channel audio sources, and the mixer can mix 2-ch tones \& 1-ch speech data to audio output. The setting of control register MIX are shown as below.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$2B | MIX | R | [3:0] |  | MSB 4 bits of the data after Mixer | $1000 / 0000$ <br> (by option) |
|  |  | R/W | [4] | 0 | $\mathrm{CH01} \mathrm{=} \mathrm{CH} 0+\mathrm{CH} 1$ | 0 |
|  |  |  |  | 1 | $\mathrm{CH01}=\mathrm{CH0}+\mathrm{CH} 0$ |  |
|  |  |  | [6:5] | 0x | CHDT $=\mathrm{CHO1} \mathrm{+} \mathrm{(CH2} \mathrm{*} \mathrm{2)}$ | 00 |
|  |  |  |  | 10 | CHDT $=\mathrm{CH} 01+\mathrm{CH01}$ |  |
|  |  |  |  | 11 | CHDT $=(\mathrm{CH} 2$ * 4) |  |
|  |  |  | [7] | 1/0 | PWM/DAC | 1/0 <br> (by option) |

Reading the 4-bit data of MIX acquires the value of the MSB 4-bit audio data (16 levels). This information helps users to get the amplitude of the playing sound. $0 \times 0$ means the smallest and $0 x F$ means the largest level of the output audio data. If $1-$ ch speech (channel 2 ) is enabled merely ( $\mathrm{MIX}[6: 5]=11$ ). the initial value of MIX[3:0] is 1000 at PWM mode; otherwise the initial value of MIX[3:0] is 0000 at DAC mode. And on the other hand, if tone (channel 0 or/and channel 1) is enabled, the initial value of MIX[3:0] is unstable with the changing tone periodically. The diagram shown as below is the structure of mixer.


Figure 6-1: The structure of Mixer.

The option of audio output can be set as (a) PWM only, (b) both PWM \& DAC, or (c) buzzer only. If PWM only mode is selected, the value of $\operatorname{MIX}[7]$ is always high. Besides, if both PWM and DAC mode are selected, the NY8L IC provides a pad detecting mechanism, please refer to Figure 6-2. The pad detecting mechanism detects the PWM2 pad during the reset initialization period, and sets the initial value of the audio output register(MIX[7]) as high if the PWM2 connection is floating (PWM mode), or sets the initial value of the audio output register(MIX[7]) as low if the PWM2 connection is high (DAC mode).

PWM Output Connection


DAC Output Connection


PWM/DAC Connection Together

Figure 6-2: The diagram of Audio Module

In conclusion, connect the speaker to PWM1 and PWM2 only if using PWM, and otherwise connect PWM2 to VDD if using DAC. Since the mechanism sets only the initial value of MIX[7], don't change the value of the $\operatorname{MIX[7]~register~if~the~pad~detecting~mechanism~is~adopted.~}$

| PWM2 Pad | Audio Output Initialization |
| :---: | :---: |
| Speaker (Floating) | PWM |
| VDD | DAC |

### 6.2 Audio Control Procedure (Only for NY8L030A~050A)

### 6.2.1 Tone Control

### 6.2.1.1 Tone Playing Procedure

The TMxC, TMxD and ENVx ( $x=0,1$ ) dominate the adjustment of the tone channel. Setting the TMxC and TMxD to generate a tone with its octave and pitch, and alter the ENVx to make it colorful. Setting the ENVx to 0 will turn off the tone channel. The following table lists the start-up procedure.

| Step | Process |
| :---: | :--- |
| $\# 1$ | Set TMxC to alter the octave |
| $\# 2$ | Set TMxD to alter the pitch |
| $\# 3$ | Set ENVx to alter the intensity |
| $\# 4$ | Set TMxEN to turn on its channel |
| $\# 5$ | If ENVx=0, the channel is off. |

### 6.2.1.2 Tone Octave

The octave of a tone is controlled by the TMxC with eight frequency bases. The continued table lists the frequency of note C with 4 -step patch for different octave.

| Octave | TMxC | Freq. of note C |
| :---: | :---: | :---: |
| 1 | 62.5 KHz | 32.7 Hz |
| 2 | 125 KHz | 65.4 Hz |
| 3 | 250 KHz | 130.8 Hz |
| 4 | 500 KHz | 261.6 Hz |
| 5 | 1 MHz | 523.3 Hz |
| 6 | 2 MHz | 1046.5 Hz |
| 7 | 4 MHz | 2093 Hz |
| 8 | 8 MHz | 4186 Hz |

### 6.2.1.3 Tone Pitch

The note pitch is controlled by the TMxD, and the following table lists the TMxD for different pitches with 4-step patch at $\mathrm{TMxC}=4 \mathrm{MHz}$. Although it comes with the different octave, the setting for pitch is same for each octave setting as well.

| Pitches | Freq. of Tone | TMxD |
| :---: | :---: | :---: |
| C7 | 2093.0 Hz | EE |
| C7\# | 2217.5 Hz | E0 |
| D7 | 2349.3 Hz | D4 |
| D7\# | 2489.0 Hz | C8 |
| E7 | 2637.0 Hz | BD |
| F7 | 2793.8 Hz | B2 |
| F7\# | 2960.0 Hz | A8 |
| G7 | 3136.0 Hz | $9 E$ |
| G7\# | 3322.4 Hz | 95 |
| A7 | 3520.7 Hz | $8 D$ |
| A7\# | 3729.3 Hz | 85 |
| B7 | 3951.1 Hz | $7 E$ |

### 6.3 Buzzer Control (Only for NY8L005A~020A)

The NY8L005A~020A also provides buzzer output, and users can select single or dual channel buzzer, which is controlled by $\operatorname{MIX}[4]$. When $\operatorname{MIX}[4]=1$, single buzzer toggled by Timer0 overflow, otherwise when MIX[4]=0, dual buzzer toggled by Timer0 or Timer1 overflow, and the buzzer switching rate is equal to Fslow. The diagram of buzzer module is shown as Figure 6-3.


Figure 6-3: The diagram of buzzer module

## Chapter 7. I/O Control

### 7.1 I/O Ports (by body and option)

There are 13~32 I/O ports (by body and option), designated as PAy through PDy, and $y=0 \sim 7$, the structure of I/O ports is shown as Figure 7-1, and users can also enable them by setting options. The bi-direction I/O port can be an input or output by the value of control register PXIO ( $X=A / B / C / D$ ). If the register value is 1 , the port will be set as an input; therefore, the value 0 means output setting. Users can set the control register PXC ( $X=A / B / C / D$ ) to define the I/O ports to be with/without a pull-low resister if input or configured as COMS/Open-Drain type if output. As for the internal pull-low resistor of input, it can be set as strong or weak pull-low through option. The weak one is about $1 \mathrm{M} \Omega @ 3 \mathrm{~V}$ for normal application and the strong one is about 100K @@3V.

If Port $X(X=A / B / C / D)$ is key change wake-up source, users must read input pads data and write the value to input port registers before enter Standby/Halt mode. The system will be waked up as long as one of input pads status change.

If Port A is key change wake-up source, the code of entering Standby mode is shown below.
LDA OPMD ;
ORA \#\$08 ;
STA OPMD ; Set OPMD[3] as high
LDA \#\$FF
STA PAIO ; Set PortA as Input
LDA PA ; Read PortA data
STA PA ; Write to PortA register

LDA \#\$5A
STA SLP ; Enter Standby mode

And the code of entering Halt mode is shown below.
LDA OPMD ;
AND \#\$F7 ;
STA OPMD ; Clear OPMD[3] to low
LDA \#\$FF
STA PAIO ; Set PortA as Input
LDA PA ; Read PortA data
STA PA ; Write to PortA register

LDA \#\$5A
STA SLP ; Enter Halt mode

Input/Output port : $\mathrm{PX} 0 \sim 7(\mathrm{X}=\mathrm{A} / \mathrm{B} / \mathrm{C} / \mathrm{D})$


Figure 7-1: I/O port Configuration

The following tables describe the functionalities of each register:

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$30 | PAIO | R/W | [7:0] | 1/0 | 1 = Input/0 = Output | FF |
| \$31 | PBIO | R/W | [7:0] | 1/0 | 1 = Input/0 = Output | FF |
| \$32 | PCIO | R/W | [7:0] | 1/0 | 1 = Input/0 = Output | FF |
| \$33 | PDIO | R/W | [7:0] | 1/0 | 1 = Input/0 = Output | FF |
| \$34 | PA | R | [7:0] |  | Read input pad data/output register data | xx |
|  |  | W | [7:0] | 1/0 | Write to input or output port register | 00 |
| \$35 | PB | R | [7:0] |  | Read input pad data/output register data | xx |
|  |  | W | [7:0] | 1/0 | Write to input or output port register | 00 |
| \$36 | PC | R | [7:0] |  | Read input pad data/output register data | xx |
|  |  | W | [7:0] | 1/0 | Write to input or output port register | 00 |
| \$37 | PD | R | [7:0] |  | Read input pad data/output register data | xx |
|  |  | W | [7:0] | 1/0 | Write to input or output port register | 00 |
| \$38 | PAC | R/W | [7:0] | 1/0 | Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output | 00 |
| \$39 | PBC | R/W | [7:0] | 1/0 | Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output | 00 |
| \$3A | PCC | R/W | [7:0] | 1/0 | Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output | 00 |
| \$3B | PDC | R/W | [7:0] | 1/0 | Pull-Low Resistor Enable/Disable of input; CMOS/Open-Drain of output | 00 |

### 7.2 Matrix Key Strobe

The NY8L IC utilizes the partial timing of the LCD display to scan the key strobe circuitry. These scanning output pins are SEGi~SEG(i+15) (K0~15). The input part of key strobe circuitry (KI0~7) comprises I/O ports. With the control register KSB, users can define the scan rate, the interrupt mode and the key strobe output, and see as below table.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$14 | KSB | R/W | [3:0] |  | Key strobe output segment select (SEGi~SEG(i+15)) ( $\mathrm{i}=0 \sim 48$ ) (by body) | 0000 |
|  |  |  | [4] | 1/0 | All/One segments selected as key strobe output | One |
|  |  |  | [5] | 0 | Key strobe interrupt = key strobe occurs | 0 |
|  |  |  | [5] | 1 | Key strobe interrupt = each key strobe scanning cycle |  |
|  |  |  | [7:6] | 00 | Key strobe scan rate $=$ RT[6] ( 256 Hz , F SLow/128) | RT[6] |
|  |  |  |  | 01 | Key strobe scan rate $=$ RT[5] ( $512 \mathrm{~Hz}, \mathrm{~F}_{\text {sLow }} / 64$ ) |  |
|  |  |  |  | 10 | Key strobe scan rate $=$ RT[4] ( $1 \mathrm{KHz}, \mathrm{F}_{\text {SLow }} / 32$ ) |  |
|  |  |  |  | 11 | Key strobe scan rate $=$ RT[3] (2KHz, F ${ }_{\text {sLow }} / 16$ ) |  |

In the Figure 7-2, the key strobe scanning inputs (KI0~7) are connected with PX0~7 (X = A/B/C/D) (by body), and key strobe outputs (K0~15) are connected with LCD panel SEGi~(i+15) ( $\mathrm{i}=0 \sim 48$ ) (by body). When any of the buttons is pressed, a HIGH signal will deliver from the segment pins to port side and be detected by program to execute the additional instructions. In this case, if the interrupt enable (IEF[7]) is provided, the interrupt is accepted.

PX0 (KIO)
PX1 (KI1)
PX2 (KI2)
PX3 (KI3)
PX4 (KI4)
PX5 (KI5)
PX6 (KI6)
PX7 (KI7)
 SEGi $\quad$ SEG(i+2) $\quad$ SEG( $i+4) \quad$ SEG( $i+6) \quad$ SEG $(i+8) \quad$ SEG $(i+10) \quad$ SEG $(i+12) \quad$ SEG $(i+14)$


Figure $7-2$ : The $8 \times 16$ key strobe

The procedure of key strobe application is shown below.


Figure 7-3: Flow chart of the key strobe scanning

Besides, the system can also be waked up from Standby mode by key strobe wake-up source, which is similar as key change. Before enter Standby mode, users must set the KI port as input, and clear KI register through writing 0 to PX. Normally key strobe outputs are controlled by KSB[3:0] (\$14), when any of the buttons is pressed, a HIGH signal will deliver from the segment pins to port side, which will wake up the system.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| $\$ 34$ | PA | R | $[7: 0]$ |  | KSB: Read register data | xx |
|  |  | W | $[7: 0]$ | $1 / 0$ | KSB: Write 0 to Clear register data | 00 |
| $\$ 35$ | P PB | R | $[7: 0]$ |  | KSB: Read register data | xx |
|  |  | W | $[7: 0]$ | $1 / 0$ | KSB: Write 0 to Clear register data | 00 |
| $\$ 36$ | P PC | R | $[7: 0]$ |  | KSB: Read register data | xx |
|  |  | W | $[7: 0]$ | $1 / 0$ | KSB: Write 0 to Clear register data | 00 |
| $\$ 37$ | PD | R | $[7: 0]$ |  | KSB: Read register data | xx |
|  |  | W | $[7: 0]$ | $1 / 0$ | KSB: Write 0 to Clear register data | 00 |

For example, if PC is KSB wake-up source, the code of entering Standby mode is shown below.
LDA OPMD
ORA \#\$08 ;
STA OPMD ; Set OPMD[3] as high
LDA \#\$FF
STA PCIO ; Set PC as input
LDA \#\$00
STA PC ; Clear PC data register

LDA \#\$5A
STA SLP ; Enter Standby mode

On the contrary, for avoiding awaking Halt mode wrongly, the code of entering Halt mode is shown below.

```
LDA OPMD ;
AND #$F7 ;
STA OPMD ; Clear OPMD[3] to low
LDA #$00
STA PCIO ; Set PC as output
LDA #$00
STA PC ; Clear PC data register
LDA #$5A
STA SLP ; Enter Halt mode
```


## Chapter 8. Other Applications (by option)

The NY8L IC supports many applications with external components, such as EL, SPI, RFC, IR and ADC. The continued sections will describe their functionalities and operations.

### 8.1 Electroluminescent (EL) Back Light Driver

NY8L provides an EL panel driver for the back light of the LCD panel. The typical EL driver circuitry consists of built-in EL driver and external diode, transistor, resistor and inductance. The circuitry and waveform are shown as Figure 8-1 and Figure 8-2. Users can choose different voltage pump frequency, duty cycle and Enable/Disable frequency through register ELFQ and ELC to operate. To enable the EL block, users still have to enable the relative option.

EL pump (ELP) frequency is divided from fast oscillator clock ( $8 \mathrm{MHz} / 4 \mathrm{MHz} / 2 \mathrm{MHz} / 500 \mathrm{KHz}$ ), so it will be slow down as well as $\mathrm{F}_{\text {FAos. }}$. EL clear (ELC) frequency is based on slow oscillator clock ( 32.768 KHz ). With different frequency and duty for ELP and ELC, the voltage of EL panel can be generated up to 100 V or above.


Figure 8-1: The circuitry of EL Driver.


Figure 8-2: The timing waveform of ELP \& ELC.
The procedure of EL application goes to three major parts. First, once ELON is enabled, the first pulse of ELC is to discharge uncertain charge stored in EL panel before pumping. Then, the ELP pin will output clocks to pump voltage to the EL panel and the ELC pin will output the pulse right after the last ELP pulse to discharge the EL panel. Eventually, when ELON signal is disabled, the ELC pin will output a pulse to discharge the EL panel after the last pump clock. It insures that there is no residual voltage to cause damage. The relative settings for frequencies and duties are set by the control registers and shown as the following tables.

NY8L User Manual

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$18 | ELFQ | R/W | [2:0] | 000 | ELP frequency $=\mathrm{BT}[9]\left(\mathrm{F}_{\text {FAOS }} / 1024\right)$ | BT[7] |
|  |  |  |  | 001 | ELP frequency $=\mathrm{BT}[8]\left(\mathrm{F}_{\text {FAOS }} / 512\right)$ |  |
|  |  |  |  | 010 | ELP frequency $=\mathrm{BT}[7]\left(\mathrm{F}_{\text {FAOS }} / 256\right)$ |  |
|  |  |  |  | 011 | ELP frequency $=\mathrm{BT}[6]\left(\mathrm{F}_{\text {FAOS }} / 128\right)$ |  |
|  |  |  |  | 100 | ELP frequency = BT[5] ( $\mathrm{F}_{\text {FAOS }} / 64$ ) |  |
|  |  |  |  | 101 | ELP frequency $=\mathrm{BT}[4]$ ( $\mathrm{F}_{\text {FAOS }} / 32$ ) |  |
|  |  |  |  | 110 | ELP frequency = BT[3] ( $\mathrm{F}_{\text {FAOS }} / 16$ ) |  |
|  |  |  |  | 111 | ELP frequency = BT[2] ( $\left.\mathrm{F}_{\text {FAOS }} / 8\right)$ |  |
|  |  |  | [4:3] | 00 | ELC frequency $=$ RT[7] (128Hz, $\left.\mathrm{F}_{\text {sLow }} / 256\right)$ | RT[5] |
|  |  |  |  | 01 | ELC frequency $=$ RT[6] (256Hz, Fstow/128) |  |
|  |  |  |  | 10 | ELC frequency = RT[5] (512Hz, FsLow/64) |  |
|  |  |  |  | 11 | ELC frequency $=$ RT[4] ( $1 \mathrm{KHz}, \mathrm{F}_{\text {SLow }} / 32$ ) |  |
| \$19 | ELC | R/W | [2:0] | 000 | ELP duty $=1 / 8$ | 7/8 |
|  |  |  |  | 001 | ELP duty $=2 / 8$ |  |
|  |  |  |  | 010 | ELP duty $=3 / 8$ |  |
|  |  |  |  | 011 | ELP duty $=4 / 8$ |  |
|  |  |  |  | 100 | ELP duty $=5 / 8$ |  |
|  |  |  |  | 101 | ELP duty $=6 / 8$ |  |
|  |  |  |  | 110 | ELP duty $=7 / 8$ |  |
|  |  |  |  | 111 | ELP always high |  |
|  |  |  | [5:3] | 000 | ELC duty $=1 / 8$ | 1/8 |
|  |  |  |  | 001 | ELC duty $=2 / 8$ |  |
|  |  |  |  | 010 | ELC duty $=3 / 8$ |  |
|  |  |  |  | 011 | ELC duty $=4 / 8$ |  |
|  |  |  |  | 100 | ELC duty $=5 / 8$ |  |
|  |  |  |  | 101 | ELC duty $=6 / 8$ |  |
|  |  |  |  | 110 | ELC duty $=7 / 8$ |  |
|  |  |  |  | 111 | ELC always high |  |
|  |  |  | [7] | 1/0 | EL Enable/Disable | Disable |

### 8.2 Serial Peripheral Interface (SPI)

NY8L supports only master mode to access serial Flash/SRAM memory. The relative control register SPIMD and SPID are shown as the continued tables. To enable the SPI block, users still have to enable the relative option.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| $\$ 1 \mathrm{E}$ | SPIMD | $\mathrm{R} / \mathrm{W}$ | $[0]$ | $1 / 0$ | SPI shift at Mode3/Mode0 | Mode3 |
|  |  | R | $[7]$ | $1 / 0$ | SPI shift Processing/Done | Done |
| $\$ 1 F$ | SPID | R | $[7: 0]$ |  | Read the shifted-in data from SDI | xx |
|  |  | W | $[7: 0]$ |  | Latch the data in shift register and starts <br> to shift | xx |

Users can set control register SPIMD to select mode3 or mode0 for shifting data out and also read back bit7 of SPIMD to recognize the state of process for further control. SPI always shifts data at rising edge of SCK,
and when SPI enters idle mode, SCK keeps high at mode3, otherwise keep low at mode0. For WRITE procedure, it starts with data loaded in register SPID, then shifts 8-bit data out from MSB to LSB at upcoming eight rising edges, and confirms the end of process by reading bit7 of SPIMD. If the bit7 of SPIMD is high, that means system is busy and is not allowed to execute an additional byte of data until it turns to low.

For the connection with external Flash/SRAM, the applied pins are SDI, SDO and SCK. The SDI is the input pin to receive data from the external device, and the SDO is the output pin to deliver data. The SCK is the output pin to offer the clock signal, and configured as $\mathrm{F}_{\mathrm{CPU}}$. However, the enable pin for the external device can share with one of I/O ports and define it as output.

For example, the following waveform shows that SPID data is preloaded data "0xAA" and shift out "10101010" in order and shift data into the control register SPID with data "0x55". Because the programmer knows the process is to send out the data to the external slave device, the data stored in register SPID will be ignored.


Figure 8-3: The timing waveform of SPI operating mode

### 8.3 Resistor to Frequency Converter (RFC)

The resistor to frequency converter (RFC) is used to compare two different sensors with the reference resistor individually. The operating principle is based on a RC oscillator network. This Figure 8-4 shows the block diagram of RFC:


Figure 8-4: The circuitry of RFC.

The architecture of RFC contains four external pins:
CX: the oscillation Schmitt trigger input
RR: the reference resistor output pin
RTO: the temperature sensor output pin
RT1: the humidity sensor output pin (this can also be used as another temperature sensor, or can even be left floating), which can be set as I/O by option

The following definitions of RFC circuitry signals are described below.
RREN/RT0EN/RT1EN: To enable the tri-state buffer to output the reverse signal of CX.
STPCYL: To activate 8/16/24-bit counter.
STPM1/2/3: The control signal defined Timer0 stop mode.
TM0EN/TM1EN/TM2EN: The signals defined the Timer0/1/2 are turned on.
TMOCLK: The clock for Timer0, defined by register TMOC.
IEF2: The bit2 of register IEF.
STPF: The stopped signal as counter is ended to count.
EN16: The signal to extend counter from 8-bit to 16-bit.
EN24: The signal to extend counter from 16-bit to 24-bit.

### 8.3.1 RC Oscillation Network

The RFC circuitry may build up 3 RC oscillation networks through RR, RT0, or RT1 and CX pins with external resistors and can be disabled by mask option. The oscillation network can be built up by setting register IRC to enable RR, RT0 and RT1 respectively, but only one RC oscillation network is active simultaneously.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$2F | IRC | R/W | [5:4] | 00 | RFC Disable | Disable |
|  |  |  |  | 01 | RFC output the reverse signal of CX from RR |  |
|  |  |  |  | 10 | RFC output the reverse signal of CX from RT0 |  |
|  |  |  |  | 11 | RFC output the reverse signal of CX from RT1 |  |

As relative settings are ready, the clock will be generated by the oscillation network and feedback to the counter through CX pin. If counter is enabled, the clock will be to down-count the preloaded value of counter.

The RC oscillation network needs to set up with three simple steps:

1. Connect RR, RT0 and RT1 with a resistor respectively and a capacitor between CX and VSS. The above RFC circuitry shows the connection of these networks.
2. Switch on RREN, RT0EN or RT1EN to output the reverse signal of CX, and then it forms the clock source feedback from RC oscillation network. Those pins will be tri-state as the corresponding enable signal is off.
3. Choose Stop Mode1, Stop Mode2, or Stop Mode3 (TMOC[7:6]=01/10/11) and turn on Timer0, Timer0\&1, or Timer0\&1\&2 to enable 8/16/24-bit counter.

It strongly recommends users to switch on output pin for each RC network before the counter is activated to get better clock signal from CX pin.

The NY8L IC provides 3 counting modes for the operation of the counter. Each mode can trigger Timer0 interrupt if IEF2 is enabled, and will be described in the following sections. Users can program the control register TMOC to choose the mode it will act, and the table is listed as below. For the other settings of timers, refer to chapter 6.1.4~6.1.6.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$01 | TMOC | R/W | [7:6] | 00 | Timer0 clock stop mode OFF | OFF |
|  |  |  |  | 01 | Timer0 clock stopped by Timer2 overflow |  |
|  |  |  |  | 10 | Timer0 clock stopped by a full cycle of CX |  |
|  |  |  |  | 11 | Timer0 clock stopped by a full cycle of Timer2 clock |  |

### 8.3.2 Timer0 Counting within Timer2 Overflow Cycle (STOP Mode1)

In this mode, Timer2 will dominate the operation of the Timer0(8-bit), or Timer0\&1(16-bit) counter. Firstly, the value of Timer2 for counting is loaded by instruction, and the counter won't start to operate until Timer0, or Timer0\&1 and Timer2 are enabled. It strongly recommends users to switch on Timer2 at last. And then STPCYL goes high, the Timer2 will count down (Y-2) cycles once its falling edge occurs, supposed $Y$ is the initial value. By counting to $0 x 00$, the Timer2 will be stopped to end the process. In this case, if the interrupt enable (IEF[2]) is provided, the interrupt is accepted.

In theory, there are Y full cycles of Timer2 used to control an accurate period of time for CX pin clocking into 8/16-bit counter. But actually the maximum deviation is perhaps 2 cycle of Timer2, because Timer2 enable signal is asynchronous to Timer2 clock source. And the deviation will be decreased when Timer2 clock source speed up. Users can read back the content of counter through register TMxD (x=0, 1) by instruction. The procedure of RFC counter controlled by Timer2 is shown as Figure 8-5.


Figure 8-5: Timing of the RFC counter controlled by Timer2 downflow

### 8.3.3 Timer0 Counting within a Full CX Cycle (STOP Mode 2)

This is the other way to utilize the Timer0 (8-bit), Timer0\&1 (16-bit), or Timer0\&1\&2 (24-bit) counter. Here, CX pin is used to control the enabling of the counter and the clock of Timer0 (TMOCLK), which defined by register TMOC, becomes the clock source of $8 / 16 / 24$-bit counter. The procedure is quiet similar with previous mode, choose mode it will act, turn on Timer0, Timer0\&1, or Timer0\&1\&2 and load a specific value into the counter at beginning. It strongly recommends users to switch on Timer0 at last.

As the first falling edge of CX clock comes out, the STPCYL will goes high to enable the counter. Then the counter will start to count downward until the second falling edge of CX clock occurs. At the time, the stop flag (STPF) will be high to disable TMOCLK and end of procedure. In this case, if the interrupt enable (IEF[2]) is provided, the interrupt is accepted.

Users can read back the content of counter through register TMxD ( $x=0,1,2$ ) by instruction. The timing procedure of this mode is shown as Figure 8-6.


Figure 8-6: Timing of the RFC counter controlled by CX full cycle

### 8.3.4 Timer0 Counting within a Full Timer2 Clock Cycle (STOP Mode 3)

In this mode, Timer2 clock cycle will dominate the operation of the Timer0(8-bit), or Timer0\&1(16-bit) counter. At first, users have to swap to mode 3 through register TMOC, load counting data and turn on Timer0, or Timer0\&1 and Timer2 for the initial setting. It strongly recommends users to switch on Timer0 at last. Instead of falling edge of CX pin, this mode utilizes two falling edges of Timer2 clock to control the enabling of the 8 , or 16 -bit counter. The CX pin is applied to be the clock input of the counter. Provided the second falling edge of Timer2 occurs, a pulse of signal STPF would be generated to stop the counting procedure. In this case, if the interrupt enable (IEF[2]) is provided, the interrupt is accepted.

Users can read the content of the counter through register $\operatorname{TMxD}(x=0,1)$ by instruction. The timing procedure of this mode is shown as Figure 8-7.


Figure 8-7: Timing of the RFC counter controlled by Timer2 full cycle

### 8.4 Infrared (IR) Transmitter

The NY8L IC provides an infrared transmit block which is used to send infrared signal. Users can select the frequency of IR carrier, low/high carrier and enable/disable the IR output by option. The IR low/high carrier means that if users option the IR low carrier, the IR output port sends infrared signal when the IR data output register value is low, and vice versa.

The control register IRC is to program its output register and port configuration. If IR option select high(drive) carrier, the initial value of IR data output register bit0 (DO) is 0 , and vice versa. Besides, the IR counter can be cleared by writing 0 to IRC[3], and which is always read as high.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$2F | IRC | R/W | [0] | 1/0 | IR data output register | H/L (by option) |
|  |  |  | [1] | 1/0 | CMOS/Open-Drain of IR output | CMOS |
|  |  |  | [2] | 1/0 | IR Enable/Disable | Disable |
|  |  | W | [3] | 0 | Write 0 to initial IR counter (read as high) | x |



Figure 8-8: Timing of the IR with CMOS output

IR $\qquad$ High-Z


Figure 8-9: Timing of the IR with open-drain output

### 8.5 Analog to Digital Converter (ADC) (Only for NY8L040A~050A)

The NY8L040A~050A provide an 8-bit analog to digital converter (ADC) with 4 channels, only one of them is active simultaneously. The Analog input is selected from analog signal input pin AIN0~3, and the input signal voltage must be from VSS to VDD.

The ADC clock ADCLK can be selected to be $F_{F A O S} / 1, F_{F A O S} / 2$, $\mathrm{F}_{\text {FAOS }} / 4$ or $\mathrm{F}_{\text {FAOS }} / 8$. The sampling pulse width can be selected to be ADCLK*1, ADCLK*2, ADCLK*4 or ADCLK*8. Set ADEN=1 before ADC take into operation. Then set START=1, the ADC will start to convert analog signal to digital. EOC $=0$ means $\operatorname{ADC}$ is in processing. $E O C=1$ indicates $A D C$ is at end of conversion. In this case, if the interrupt enable (IEF[6]) is provided, the ADC interrupt will issue after EOC low go high. The block diagram is as Figure 8-10.


Figure 8-10: ADC block diagram

### 8.5.1 ADC Clock (ADCLK) and Sampling Clock (SHCLK)

Conversion speed is affected by the selection of the ADC clock (ADCLK) and sampling pulse width (SHCLK). ADCLK is the base clock of ADC, which should be selected from $250 \mathrm{KHz}(500 \mathrm{KHz} / 2)$ to 1 MHz ( $8 \mathrm{MHz} / 8$ ). During the operation of ADC, bit operation is synchronized with ADCLK. SHCLK is the duration of analog signal sampling time, larger SHCLK will restore original analog signal level more closely but it will slow down the ADC conversion speed, and vice versa.

The ADC converting time is from START (Start to ADC convert) to EOC=1 (End of ADC convert). The duration is depending on ADC clock rate and sampling clock width.

ADC conversion time $\approx$ sampling clock width + 12 * ADCLK width.

| ADC clock | SHCLK | Conversion Time <br> (ADCLK No.) | $\mathbf{F}_{\text {FAOS }}=\mathbf{2 M H z}$ |  | $\mathbf{F}_{\text {FAOS }}=\mathbf{5 0 0 K H z}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Time | Rate | Time | Rate |
|  | ADCLK*8 | 20 | 80 us | 12.5 KHz | 323 us | 3.1 KHz |
| $\mathrm{F}_{\text {FAOS }} / 4$ | ADCLK*4 | 16 | 32 us | 31.3 KHz | 128 us | 7.8 KHz |
| $\mathrm{F}_{\text {FAOS }} / 2$ | ADCLK*2 | 14 | 14 us | 71.4 KHz | 56 us | 17.8 KHz |
| $\mathrm{F}_{\text {FAOS }} / 1$ | ADCLK*1 | 13 | 6.5 us | 153.8 KHz | 26 us | 38.5 KHz |

### 8.5.2 ADC Operation

Set ADC clock (ADCLK), sampling clock width (SHCLK), and select input channel (AINO~3). Then set ADEN=1. After setting ADEN=1, it must wait at least 5 ms (ADC internal bias stable time) before ADC can operate. Write START to 1 to start an ADC conversion session. During ADC is in processing EOC=0. Polling EOC=1 or wait for ADC interrupt at the end of ADC conversion. The procedure of ADC conversion are shown as Figure 8-11.


Figure 8-11: Flow chart of the ADC conversion

The timing of ADC conversion is shown as Figure 8-12.


Figure 8-12: Timing of the ADC conversion

The relative settings for ADC are shown as the following tables.

| Addr. | Name | R/W | Bit | Data | Description | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$10 | ADCMD | R/W | [0] | 1/0 | ADC Enable/Disable | Disable |
|  |  |  | [2:1] | 00 | ADC input from channel 0 (AINO) | 00 |
|  |  |  |  | 01 | ADC input from channel 1 (AIN1) |  |
|  |  |  |  | 10 | ADC input from channel 2 (AIN2) |  |
|  |  |  |  | 11 | ADC input from channel 3 (AIN3) |  |
|  |  |  | [4:3] | 00 | ADCLK $=\mathrm{F}_{\text {FAOS }} / 1$ | 00 |
|  |  |  |  | 01 | ADCLK $=\mathrm{F}_{\text {FAOS }} / 2$ |  |
|  |  |  |  | 10 | ADCLK $=\mathrm{F}_{\text {FAOS }} / 4$ |  |
|  |  |  |  | 11 | ADCLK $=\mathrm{F}_{\text {FAOS }} / 8$ |  |
|  |  |  | [6:5] | 00 | SHCLK = ADCLK*1 | 00 |
|  |  |  |  | 01 | SHCLK = ADCLK*2 |  |
|  |  |  |  | 10 | SHCLK = ADCLK*4 |  |
|  |  |  |  | 11 | SHCLK = ADCLK*8 |  |
| \$11 | ADCC | R | [0] | 1/0 | ADC conversion status: ADC is end-of-convert/ADC is in procession | 1 |
|  |  | R/W | [7] | 1/0 | ADC conversion start/reset | 0 |
| \$12 | ADCD | R | [7:0] |  | Voltage ADC data output buffer | xx |

## Chapter 9. Application Circuits

### 9.1 Application Circuits with Low Loading



Figure 9-1: The Application Circuits for NY8L005A~020A


Figure 9-2: The Application Circuits for NY8L030A~050A with Low Loading

## PCB Layout Guidelines:

1. VDD must be connected to power input port directly, not the branch of each other.
2. VLCD should be higher than or equal to VDD, otherwise will cause large current.
3. VSS must be connected to ground input directly, not the branch of each other.
4. C1 and C2 (used for XTAL32K) are proposed to be $12 \sim 20 \mathrm{pF}$.
5. C4 is suggested $0.1 u F \sim 4.7 u F$, and should be increased in high volume application.

### 9.2 Application Circuits with Heavy Loading (Such as Motor, High Brightness LED)



Figure 9-3: The Application Circuits for NY8L030A~040A with Heavy Loading


Figure 9-4: The Application Circuits for NY8L050A with Heavy Loading

## PCB Layout Guidelines:

1. VDD must be connected to power input port directly, not the branch of each other.
2. VLCD should be higher than or equal to VDD, otherwise will cause large current.
3. VSS must be connected to ground input directly, not the branch of each other.
4. C1 and C2 (used for XTAL32K) are proposed to be $12 \sim 20 \mathrm{pF}$.
5. C6 is suggested 47uF, and should be modified in different loading.

### 9.3 LCD Bias (VDD for VLCD/V3/V2/V1, or internal Vreg for V1)



Figure 9-3: The diagram of LCD Bias based on VDD or internal Vreg


[^0]:    NYQUEST TECHNOLOGY CO．reserves the right to change this document without prior notice．Information provided by NYQUEST is believed to be accurate and reliable． However，NYQUEST makes no warranty for any errors which may appear in this document．Contact NYQUEST to obtain the latest version of device specifications before placing your orders．No responsibility is assumed by NYQUEST for any infringement of patent or other rights of third parties which may result from its use．In addition， NYQUEST products are not authorized for use as critical components in life support devices／systems or aviation devices／systems，where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user，without the express written approval of NYQUEST．

